www.ti.com

Architecture

Figure 10. MDIO Module Block Diagram

Peripheral

MDIO

 

clock

 

clock

 

 

 

 

generator

MDIO

USERINT

 

 

interface

EMAC

 

 

control

 

 

module

 

 

LINKINT

PHY

PHY

 

monitoring

polling

 

Control

 

Configuration bus

registers

 

 

and logic

 

MDCLK

MDIO

2.7.1.1MDIO Clock Generator

The MDIO clock generator controls the MDIO clock based on a divide-down of the peripheral clock in the EMAC control module. The MDIO clock is specified to run up to 2.5 MHz, although typical operation would be 1.0 MHz. Since the peripheral clock frequency is variable, the application software or driver controls the divide-down amount. See your device-specific data manual for peripheral clock speeds.

2.7.1.2Global PHY Detection and Link State Monitoring

The MDIO module continuously polls all 32 MDIO addresses in order to enumerate the PHY devices in the system. The module tracks whether or not a PHY on a particular address has responded, and whether or not the PHY currently has a link. Using this information allows the software application to quickly determine which MDIO address the PHY is using.

2.7.1.3Active PHY Monitoring

Once a PHY candidate has been selected for use, the MDIO module transparently monitors its link state by reading the MDIO PHY link status register (LINK). Link change events are stored on the MDIO device and can optionally interrupt the CPU. This allows the system to poll the link status of the PHY device without continuously performing costly MDIO accesses.

2.7.1.4PHY Register User Access

When the CPU must access MDIO for configuration and negotiation, the PHY access module performs the actual MDIO read or write operation independent of the CPU. This allows the CPU to poll for completion or receive an interrupt when the read or write operation has been performed. The user access registers USERACCESSn allows the software to submit the access requests for the PHY connected to the device.

SPRUFL5B –April 2011

EMAC/MDIO Module

31

Submit Documentation Feedback

 

 

© 2011, Texas Instruments Incorporated

Page 31
Image 31
Texas Instruments TMS320C674X Mdio Clock Generator, Global PHY Detection and Link State Monitoring, Active PHY Monitoring