Emac Control Module Registers | Texas Instruments TMS320C674X

EMAC Control Module Registers

www.ti.com

3EMAC Control Module Registers

Table 8 lists the memory-mapped registers for the EMAC control module. See your device-specific data manual for the memory address of these registers.

Table 8. EMAC Control Module Registers

	Offset	Acronym	Register Description	Section
	0h	REVID	EMAC Control Module Revision ID Register	Section 3.1
	4h	SOFTRESET	EMAC Control Module Software Reset Register	Section 3.2
	Ch	INTCONTROL	EMAC Control Module Interrupt Control Register	Section 3.3
	10h	C0RXTHRESHEN	EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt	Section 3.4
			Enable Register
	14h	C0RXEN	EMAC Control Module Interrupt Core 0 Receive Interrupt	Section 3.5
			Enable Register
	18h	C0TXEN	EMAC Control Module Interrupt Core 0 Transmit Interrupt	Section 3.6
			Enable Register
	1Ch	C0MISCEN	EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt	Section 3.7
			Enable Register
	20h	C1RXTHRESHEN	EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt	Section 3.4
			Enable Register
	24h	C1RXEN	EMAC Control Module Interrupt Core 1 Receive Interrupt	Section 3.5
			Enable Register
	28h	C1TXEN	EMAC Control Module Interrupt Core 1 Transmit Interrupt	Section 3.6
			Enable Register
	2Ch	C1MISCEN	EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt	Section 3.7
			Enable Register
	30h	C2RXTHRESHEN	EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt	Section 3.4
			Enable Register
	34h	C2RXEN	EMAC Control Module Interrupt Core 2 Receive Interrupt	Section 3.5
			Enable Register
	38h	C2TXEN	EMAC Control Module Interrupt Core 2 Transmit Interrupt	Section 3.6
			Enable Register
	3Ch	C2MISCEN	EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt	Section 3.7
			Enable Register
	40h	C0RXTHRESHSTAT	EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt	Section 3.8
			Status Register
	44h	C0RXSTAT	EMAC Control Module Interrupt Core 0 Receive Interrupt	Section 3.9
			Status Register
	48h	C0TXSTAT	EMAC Control Module Interrupt Core 0 Transmit Interrupt	Section 3.10
			Status Register
	4Ch	C0MISCSTAT	EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt	Section 3.11
			Status Register
	50h	C1RXTHRESHSTAT	EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt	Section 3.8
			Status Register
	54h	C1RXSTAT	EMAC Control Module Interrupt Core 1 Receive Interrupt	Section 3.9
			Status Register
	58h	C1TXSTAT	EMAC Control Module Interrupt Core 1 Transmit Interrupt	Section 3.10
			Status Register
	5Ch	C1MISCSTAT	EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt	Section 3.11
			Status Register
	60h	C2RXTHRESHSTAT	EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt	Section 3.8
			Status Register
	64h	C2RXSTAT	EMAC Control Module Interrupt Core 2 Receive Interrupt	Section 3.9
			Status Register
	68h	C2TXSTAT	EMAC Control Module Interrupt Core 2 Transmit Interrupt	Section 3.10
			Status Register
	6Ch	C2MISCSTAT	EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt	Section 3.11
			Status Register


56 EMAC/MDIO Module			SPRUFL5B –April 2011
			Submit Documentation Feedback

© 2011, Texas Instruments Incorporated

Image 56

Texas Instruments TMS320C674X manual Emac Control Module Registers, Acronym Register Description

Contents

Users Guide Submit Documentation Feedback C0MISCEN-C2MISCEN C0TXIMAX-C2TXIMAX Appendix a Appendix B List of Figures MAC Interrupt Mask Clear Register Macintmaskclear List of Tables MAC Control Register Maccontrol Field Descriptions Read This First Related Documentation From Texas Instruments Features Purpose of the Peripheral Functional Block Diagram Emac and Mdio Block Diagram Signal Descriptions Industry Standards Compliance StatementClock Control Memory Map Emac and Mdio Signals for MII Interface Signal Type Description Emac and Mdio Signals for Rmii Interface Reduced Media Independent Interface Rmii Connections Ethernet Protocol Overview Ethernet Frame FormatEthernet Frame Description Field Bytes Description Ethernet’s Multiple Access Protocol Programming InterfacePacket Buffer Descriptors Word Basic Descriptor Description Field Field Description Transmit and Receive Descriptor Queues Transmit and Receive Emac Interrupts Transmit Buffer Descriptor Format Transmit Buffer Descriptor Format Example 1. Transmit Buffer Descriptor in C Structure Format Next Descriptor Pointer Buffer PointerBuffer Offset Buffer Length End of Packet EOP Flag Ownership Owner FlagEnd of Queue EOQ Flag Teardown Complete Tdowncmplt Flag Receive Buffer Descriptor Format Receive Buffer Descriptor Format Example 2. Receive Buffer Descriptor in C Structure Format Buffer Length Code Error Codeerror Flag Alignment Error Alignerror FlagCRC Error Crcerror Flag Jabber Flag Emac Control Module Internal MemoryBus Arbiter CPU Mdio Module Components Mdio ModuleInterrupt Control PHY Register User Access Mdio Clock GeneratorGlobal PHY Detection and Link State Monitoring Active PHY Monitoring Mdio Module Operational Overview Reading Data From a PHY Register Initializing the Mdio ModuleWriting Data To a PHY Register Example of Mdio Register Access Code Example 3. Mdio Register Access Macros Emac Module Emac Module ComponentsReceive DMA Engine Receive Fifo Clock and Reset Logic Transmit DMA EngineTransmit Fifo MAC Transmitter MAC Interface Data ReceptionReceive Control Receive Inter-Frame Interval Collision-Based Receive Buffer Flow Control Ieee 802.3x-Based Receive Buffer Flow Control Transmit Control CRC InsertionAdaptive Performance Optimization APO Interpacket-Gap IPG Enforcement Transmit Flow Control Speed, Duplex, and Pause Frame Support Receive DMA Host Configuration Packet Receive OperationReceive Channel Enabling Receive Address Matching Receive Channel Teardown Hardware Receive QOS SupportHost Free Buffer Tracking Promiscuous Receive Mode Receive Frame Classification Receive Frame Treatment Summary Receive Frame Treatment Middle of Frame Overrun Treatment Receive OverrunMiddle of Frame Overrun Treatment Transmit Channel Teardown Transmit DMA Host ConfigurationPacket Transmit Operation Receive and Transmit Latency Transfer Node Priority Hardware Reset Considerations Reset ConsiderationsSoftware Reset Considerations Initialization Enabling the EMAC/MDIO PeripheralEmac Control Module Initialization Mdio Module Initialization Emac Module Initialization Macintmaskset Interrupt Support Emac Module Interrupt Events and RequestsTransmit Packet Completion Interrupts Receive Packet Completion Interrupts Host Error Interrupt Statistics Interrupt Link Change Interrupt Receive Threshold InterruptsMdio Module Interrupt Events and Requests Interrupt Multiplexing User Access Completion InterruptProper Interrupt Processing Emulation Control Power ManagementEmulation Considerations Emac Control Module Registers Acronym Register Description Bit Field Value Description Emac Control Module Revision ID Register RevidOffset Acronym Register Description Emac Control Module Software Reset Register Softreset Reset C2TXPACEEN Emac Control Module Interrupt Control Register IntcontrolIntprescale Bit Field RXCH7EN TXCH7EN Statpenden Hostpenden LINKINT0EN USERINT0EN Statpenden RXCH7THRESHSTAT RXCH6THRESHSTATRXCH5THRESHSTAT RXCH4THRESHSTAT RXCH7STAT TXCH7STAT Statpendstat HostpendstatLINKINT0STAT USERINT0STAT Rximax Allowemacinterrupts Tximax Mdio Revision ID Register Revid Field Descriptions Mdio Revision ID Register RevidManagement Data Input/Output Mdio Registers Mdio Control Register Control Mdio Control Register Control Field Descriptions PHY Acknowledge Status Register Alive PHY Link Status Register LinkPHY Acknowledge Status Register Alive Field Descriptions PHY Link Status Register Link Field Descriptions USERPHY1 USERPHY0 USERPHY1 Writing a 0 has no effect USERACCESS1 USERACCESS0 Effect W1S-0 Mdio User Command Complete Interrupt Mask Clear Register Userintmaskclear Mdio User Access Register 0 USERACCESS0 Mdio User Access Register 0 USERACCESS0 Field Descriptions Mdio User PHY Select Register 0 USERPHYSEL0 Linksel LinkintenbPhyadrmon Linksel Mdio User Access Register 1 USERACCESS1 Mdio User Access Register 1 USERACCESS1 Field Descriptions Mdio User PHY Select Register 1 USERPHYSEL1 Mdio User PHY Select Register 1 USERPHYSEL1 Ethernet Media Access Controller Emac Registers Macconfig MacstatusEmcontrol Fifocontrol Network Statistics Registers Transmit Revision ID Register Txrevid Transmit Control Register TxcontrolTransmit Revision ID Register Txrevid Field Descriptions Transmit Control Register Txcontrol Field Descriptions Txtdnch Transmit Teardown Register TxteardownTransmit Teardown Register Txteardown Field Descriptions Receive Revision ID Register Rxrevid Receive Control Register RxcontrolReceive Revision ID Register Rxrevid Field Descriptions Receive Control Register Rxcontrol Field Descriptions Rxtdnch Receive Teardown Register RxteardownReceive Teardown Register Rxteardown Field Descriptions Transmit Interrupt Status Unmasked Register Txintstatraw TX7PEND Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Mask Set Register Txintmaskset TX7MASK Transmit Interrupt Mask Clear Register Txintmaskclear Transmit Interrupt Mask Clear Register Txintmaskclear MAC Input Vector Register Macinvector MAC Input Vector Register Macinvector Field DescriptionsStatpend RX0THRESHPEND MAC End Of Interrupt Vector Register Maceoivector Intvect Receive Interrupt Status Unmasked Register Rxintstatraw Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Mask Set Register Rxintmaskset Receive Interrupt Mask Clear Register Rxintmaskclear Receive Interrupt Mask Clear Register Rxintmaskclear Hostpend Statpend MAC Interrupt Status Unmasked Register MacintstatrawMAC Interrupt Status Masked Register Macintstatmasked MAC Interrupt Mask Set Register Macintmaskset MAC Interrupt Mask Clear Register MacintmaskclearHostmask Statmask Hostmask Rxpasscrc Rxqosen Rxnochain RxcmfenRxcsfen Rxcefen Rxcafen Rxpromch Frames containing errors are filtered Receive multicast channel select Receive Unicast Enable Set Register Rxunicastset Receive Unicast Enable Set Register Rxunicastset Receive Unicast Clear Register Rxunicastclear Receive Unicast Clear Register Rxunicastclear Receive Maximum Length Register Rxmaxlen Field Descriptions Receive Maximum Length Register RxmaxlenReceive Buffer Offset Register Rxbufferoffset Receive Channel Flow Control Threshold Registers Rxfilterthresh Receive Channel n Free Buffer Count Register RXnFREEBUFFER MAC Control Register Maccontrol MAC Control Register Maccontrol Field Descriptions Txflowen RxbufferflowenLoopback Fullduplex MAC Status Register Macstatus MAC Status Register Macstatus Field Descriptions Rxqosact Emulation Control Register Emcontrol Fifo Control Register FifocontrolEmulation Control Register Emcontrol Field Descriptions Fifo Control Register Fifocontrol Field Descriptions MAC Configuration Register Macconfig Soft Reset Register SoftresetMAC Configuration Register Macconfig Field Descriptions Soft Reset Register Softreset Field Descriptions MAC Source Address Low Bytes Register Macsrcaddrlo MAC Source Address High Bytes Register Macsrcaddrhi MAC Hash Address Register 1 MACHASH1 MAC Hash Address Register 2 MACHASH2MAC Hash Address Register 1 MACHASH1 Field Descriptions MAC Hash Address Register 2 MACHASH2 Field Descriptions Back Off Test Register Bofftest Field Descriptions Back Off Test Register BofftestTransmit Pacing Algorithm Test Register Tpacetest Receive Pause Timer Register Rxpause Transmit Pause Timer Register TxpauseReceive Pause Timer Register Rxpause Field Descriptions Transmit Pause Timer Register Txpause Field Descriptions MAC Address Low Bytes Register Macaddrlo MAC Address Low Bytes Register Macaddrlo Field DescriptionsValid Matchfilt Channel MACADDR0 MACADDR1 Valid MAC Address High Bytes Register Macaddrhi MAC Index Register MacindexMAC Index Register Macindex Field Descriptions MACADDR2 MACADDR3 MACADDR4 MACADDR5 TXnHDP Transmit Channel Completion Pointer Registers TX0CP-TX7CP Receive Channel Completion Pointer Registers RX0CP-RX7CP Network Statistics Registers Good Receive Frames Register RxgoodframesBroadcast Receive Frames Register Rxbcastframes Multicast Receive Frames Register Rxmcastframes Pause Receive Frames Register Rxpauseframes Receive CRC Errors Register RxcrcerrorsReceive Alignment/Code Errors Register Rxaligncodeerrors Receive Oversized Frames Register Rxoversized Receive Jabber Frames Register RxjabberReceive Undersized Frames Register Rxundersized Receive Frame Fragments Register Rxfragments Good Transmit Frames Register Txgoodframes Receive QOS Filtered Frames Register RxqosfilteredReceive Octet Frames Register Rxoctets Broadcast Transmit Frames Register Txbcastframes Multicast Transmit Frames Register TxmcastframesPause Transmit Frames Register Txpauseframes Deferred Transmit Frames Register Txdeferred Transmit Underrun Error Register Txunderrun Transmit Single Collision Frames Register TxsinglecollTransmit Multiple Collision Frames Register Txmulticoll Transmit Late Collision Frames Register Txlatecoll Transmit and Receive 64 Octet Frames Register FRAME64 Transmit Carrier Sense Errors Register TxcarriersenseTransmit Octet Frames Register Txoctets Network Octet Frames Register Netoctets Receive DMA Overruns Register Rxdmaoverruns Appendix a Glossary Physical Layer Definitions Term Definition Document Revision History Reference Additions/Modifications/Deletions Products Applications DSPRfid TI E2E Community Home