Texas Instruments TMS320C674X specs

www.ti.com

EMAC Module Registers

5EMAC Module Registers

Table 37 lists the memory-mapped registers for the EMAC. See your device-specific data manual for the memory address of these registers.

Table 37. Ethernet Media Access Controller (EMAC) Registers

	Offset	Acronym	Register Description	Section
	0h	TXREVID	Transmit Revision ID Register	Section 5.1
	4h	TXCONTROL	Transmit Control Register	Section 5.2
	8h	TXTEARDOWN	Transmit Teardown Register	Section 5.3
	10h	RXREVID	Receive Revision ID Register	Section 5.4
	14h	RXCONTROL	Receive Control Register	Section 5.5
	18h	RXTEARDOWN	Receive Teardown Register	Section 5.6
	80h	TXINTSTATRAW	Transmit Interrupt Status (Unmasked) Register	Section 5.7
	84h	TXINTSTATMASKED	Transmit Interrupt Status (Masked) Register	Section 5.8
	88h	TXINTMASKSET	Transmit Interrupt Mask Set Register	Section 5.9
	8Ch	TXINTMASKCLEAR	Transmit Interrupt Clear Register	Section 5.10
	90h	MACINVECTOR	MAC Input Vector Register	Section 5.11
	94h	MACEOIVECTOR	MAC End Of Interrupt Vector Register	Section 5.12
	A0h	RXINTSTATRAW	Receive Interrupt Status (Unmasked) Register	Section 5.13
	A4h	RXINTSTATMASKED	Receive Interrupt Status (Masked) Register	Section 5.14
	A8h	RXINTMASKSET	Receive Interrupt Mask Set Register	Section 5.15
	ACh	RXINTMASKCLEAR	Receive Interrupt Mask Clear Register	Section 5.16
	B0h	MACINTSTATRAW	MAC Interrupt Status (Unmasked) Register	Section 5.17
	B4h	MACINTSTATMASKED	MAC Interrupt Status (Masked) Register	Section 5.18
	B8h	MACINTMASKSET	MAC Interrupt Mask Set Register	Section 5.19
	BCh	MACINTMASKCLEAR	MAC Interrupt Mask Clear Register	Section 5.20
	100h	RXMBPENABLE	Receive Multicast/Broadcast/Promiscuous Channel Enable Register	Section 5.21
	104h	RXUNICASTSET	Receive Unicast Enable Set Register	Section 5.22
	108h	RXUNICASTCLEAR	Receive Unicast Clear Register	Section 5.23
	10Ch	RXMAXLEN	Receive Maximum Length Register	Section 5.24
	110h	RXBUFFEROFFSET	Receive Buffer Offset Register	Section 5.25
	114h	RXFILTERLOWTHRESH	Receive Filter Low Priority Frame Threshold Register	Section 5.26
	120h	RX0FLOWTHRESH	Receive Channel 0 Flow Control Threshold Register	Section 5.27
	124h	RX1FLOWTHRESH	Receive Channel 1 Flow Control Threshold Register	Section 5.27
	128h	RX2FLOWTHRESH	Receive Channel 2 Flow Control Threshold Register	Section 5.27
	12Ch	RX3FLOWTHRESH	Receive Channel 3 Flow Control Threshold Register	Section 5.27
	130h	RX4FLOWTHRESH	Receive Channel 4 Flow Control Threshold Register	Section 5.27
	134h	RX5FLOWTHRESH	Receive Channel 5 Flow Control Threshold Register	Section 5.27
	138h	RX6FLOWTHRESH	Receive Channel 6 Flow Control Threshold Register	Section 5.27
	13Ch	RX7FLOWTHRESH	Receive Channel 7 Flow Control Threshold Register	Section 5.27
	140h	RX0FREEBUFFER	Receive Channel 0 Free Buffer Count Register	Section 5.28
	144h	RX1FREEBUFFER	Receive Channel 1 Free Buffer Count Register	Section 5.28
	148h	RX2FREEBUFFER	Receive Channel 2 Free Buffer Count Register	Section 5.28
	14Ch	RX3FREEBUFFER	Receive Channel 3 Free Buffer Count Register	Section 5.28
	150h	RX4FREEBUFFER	Receive Channel 4 Free Buffer Count Register	Section 5.28
	154h	RX5FREEBUFFER	Receive Channel 5 Free Buffer Count Register	Section 5.28
	158h	RX6FREEBUFFER	Receive Channel 6 Free Buffer Count Register	Section 5.28
	15Ch	RX7FREEBUFFER	Receive Channel 7 Free Buffer Count Register	Section 5.28
	160h	MACCONTROL	MAC Control Register	Section 5.29


SPRUFL5B –April 2011			EMAC/MDIO Module 83
Submit Documentation Feedback

© 2011, Texas Instruments Incorporated

Image 83

Texas Instruments TMS320C674X manual Ethernet Media Access Controller Emac Registers

Contents

Users Guide Submit Documentation Feedback C0MISCEN-C2MISCEN C0TXIMAX-C2TXIMAX Appendix B Appendix a List of Figures MAC Interrupt Mask Clear Register Macintmaskclear List of Tables MAC Control Register Maccontrol Field Descriptions Read This First Related Documentation From Texas Instruments Purpose of the Peripheral Features Emac and Mdio Block Diagram Functional Block Diagram Memory Map Signal DescriptionsIndustry Standards Compliance Statement Clock Control Signal Type Description Emac and Mdio Signals for MII Interface Reduced Media Independent Interface Rmii Connections Emac and Mdio Signals for Rmii Interface Field Bytes Description Ethernet Protocol OverviewEthernet Frame Format Ethernet Frame Description Word Ethernet’s Multiple Access ProtocolProgramming Interface Packet Buffer Descriptors Field Field Description Basic Descriptor Description Transmit and Receive Descriptor Queues Transmit Buffer Descriptor Format Transmit and Receive Emac Interrupts Example 1. Transmit Buffer Descriptor in C Structure Format Transmit Buffer Descriptor Format Buffer Length Next Descriptor PointerBuffer Pointer Buffer Offset Teardown Complete Tdowncmplt Flag End of Packet EOP FlagOwnership Owner Flag End of Queue EOQ Flag Receive Buffer Descriptor Format Receive Buffer Descriptor Format Example 2. Receive Buffer Descriptor in C Structure Format Buffer Length Jabber Flag Code Error Codeerror FlagAlignment Error Alignerror Flag CRC Error Crcerror Flag CPU Emac Control ModuleInternal Memory Bus Arbiter Mdio Module Components Mdio ModuleInterrupt Control Active PHY Monitoring PHY Register User AccessMdio Clock Generator Global PHY Detection and Link State Monitoring Mdio Module Operational Overview Reading Data From a PHY Register Initializing the Mdio ModuleWriting Data To a PHY Register Example 3. Mdio Register Access Macros Example of Mdio Register Access Code Receive Fifo Emac ModuleEmac Module Components Receive DMA Engine MAC Transmitter Clock and Reset LogicTransmit DMA Engine Transmit Fifo Receive Inter-Frame Interval MAC InterfaceData Reception Receive Control Ieee 802.3x-Based Receive Buffer Flow Control Collision-Based Receive Buffer Flow Control Interpacket-Gap IPG Enforcement Transmit ControlCRC Insertion Adaptive Performance Optimization APO Speed, Duplex, and Pause Frame Support Transmit Flow Control Receive Address Matching Receive DMA Host ConfigurationPacket Receive Operation Receive Channel Enabling Receive Channel Teardown Hardware Receive QOS SupportHost Free Buffer Tracking Receive Frame Classification Promiscuous Receive Mode Receive Frame Treatment Receive Frame Treatment Summary Middle of Frame Overrun Treatment Receive OverrunMiddle of Frame Overrun Treatment Transmit Channel Teardown Transmit DMA Host ConfigurationPacket Transmit Operation Transfer Node Priority Receive and Transmit Latency Hardware Reset Considerations Reset ConsiderationsSoftware Reset Considerations Mdio Module Initialization InitializationEnabling the EMAC/MDIO Peripheral Emac Control Module Initialization Macintmaskset Emac Module Initialization Receive Packet Completion Interrupts Interrupt SupportEmac Module Interrupt Events and Requests Transmit Packet Completion Interrupts Statistics Interrupt Host Error Interrupt Link Change Interrupt Receive Threshold InterruptsMdio Module Interrupt Events and Requests Interrupt Multiplexing User Access Completion InterruptProper Interrupt Processing Emulation Control Power ManagementEmulation Considerations Acronym Register Description Emac Control Module Registers Bit Field Value Description Emac Control Module Revision ID Register RevidOffset Acronym Register Description Reset Emac Control Module Software Reset Register Softreset C2TXPACEEN Emac Control Module Interrupt Control Register IntcontrolIntprescale Bit Field RXCH7EN TXCH7EN Statpenden Statpenden Hostpenden LINKINT0EN USERINT0EN RXCH4THRESHSTAT RXCH7THRESHSTATRXCH6THRESHSTAT RXCH5THRESHSTAT RXCH7STAT TXCH7STAT USERINT0STAT StatpendstatHostpendstat LINKINT0STAT Allowemacinterrupts Rximax Tximax Mdio Revision ID Register Revid Field Descriptions Mdio Revision ID Register RevidManagement Data Input/Output Mdio Registers Mdio Control Register Control Field Descriptions Mdio Control Register Control PHY Link Status Register Link Field Descriptions PHY Acknowledge Status Register AlivePHY Link Status Register Link PHY Acknowledge Status Register Alive Field Descriptions USERPHY1 USERPHY1 USERPHY0 Writing a 0 has no effect USERACCESS1 USERACCESS0 Effect W1S-0 Userintmaskclear Mdio User Command Complete Interrupt Mask Clear Register Mdio User Access Register 0 USERACCESS0 Field Descriptions Mdio User Access Register 0 USERACCESS0 Linksel Mdio User PHY Select Register 0 USERPHYSEL0Linksel Linkintenb Phyadrmon Mdio User Access Register 1 USERACCESS1 Field Descriptions Mdio User Access Register 1 USERACCESS1 Mdio User PHY Select Register 1 USERPHYSEL1 Mdio User PHY Select Register 1 USERPHYSEL1 Ethernet Media Access Controller Emac Registers Fifocontrol MacconfigMacstatus Emcontrol Network Statistics Registers Transmit Control Register Txcontrol Field Descriptions Transmit Revision ID Register TxrevidTransmit Control Register Txcontrol Transmit Revision ID Register Txrevid Field Descriptions Txtdnch Transmit Teardown Register TxteardownTransmit Teardown Register Txteardown Field Descriptions Receive Control Register Rxcontrol Field Descriptions Receive Revision ID Register RxrevidReceive Control Register Rxcontrol Receive Revision ID Register Rxrevid Field Descriptions Rxtdnch Receive Teardown Register RxteardownReceive Teardown Register Rxteardown Field Descriptions TX7PEND Transmit Interrupt Status Unmasked Register Txintstatraw Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Status Masked Register Txintstatmasked TX7MASK Transmit Interrupt Mask Set Register Txintmaskset Transmit Interrupt Mask Clear Register Txintmaskclear Transmit Interrupt Mask Clear Register Txintmaskclear RX0THRESHPEND MAC Input Vector Register MacinvectorMAC Input Vector Register Macinvector Field Descriptions Statpend Intvect MAC End Of Interrupt Vector Register Maceoivector Receive Interrupt Status Unmasked Register Rxintstatraw Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Mask Set Register Rxintmaskset Receive Interrupt Mask Clear Register Rxintmaskclear Receive Interrupt Mask Clear Register Rxintmaskclear Hostpend Statpend MAC Interrupt Status Unmasked Register MacintstatrawMAC Interrupt Status Masked Register Macintstatmasked Hostmask MAC Interrupt Mask Set Register MacintmasksetMAC Interrupt Mask Clear Register Macintmaskclear Hostmask Statmask Rxpromch Rxpasscrc Rxqosen RxnochainRxcmfen Rxcsfen Rxcefen Rxcafen Frames containing errors are filtered Receive multicast channel select Receive Unicast Enable Set Register Rxunicastset Receive Unicast Enable Set Register Rxunicastset Receive Unicast Clear Register Rxunicastclear Receive Unicast Clear Register Rxunicastclear Receive Maximum Length Register Rxmaxlen Field Descriptions Receive Maximum Length Register RxmaxlenReceive Buffer Offset Register Rxbufferoffset Rxfilterthresh Receive Channel Flow Control Threshold Registers Receive Channel n Free Buffer Count Register RXnFREEBUFFER MAC Control Register Maccontrol Field Descriptions MAC Control Register Maccontrol Fullduplex TxflowenRxbufferflowen Loopback MAC Status Register Macstatus Field Descriptions MAC Status Register Macstatus Rxqosact Fifo Control Register Fifocontrol Field Descriptions Emulation Control Register EmcontrolFifo Control Register Fifocontrol Emulation Control Register Emcontrol Field Descriptions Soft Reset Register Softreset Field Descriptions MAC Configuration Register MacconfigSoft Reset Register Softreset MAC Configuration Register Macconfig Field Descriptions MAC Source Address High Bytes Register Macsrcaddrhi MAC Source Address Low Bytes Register Macsrcaddrlo MAC Hash Address Register 2 MACHASH2 Field Descriptions MAC Hash Address Register 1 MACHASH1MAC Hash Address Register 2 MACHASH2 MAC Hash Address Register 1 MACHASH1 Field Descriptions Back Off Test Register Bofftest Field Descriptions Back Off Test Register BofftestTransmit Pacing Algorithm Test Register Tpacetest Transmit Pause Timer Register Txpause Field Descriptions Receive Pause Timer Register RxpauseTransmit Pause Timer Register Txpause Receive Pause Timer Register Rxpause Field Descriptions Valid MAC Address Low Bytes Register MacaddrloMAC Address Low Bytes Register Macaddrlo Field Descriptions Valid Matchfilt Channel MACADDR0 MACADDR1 MACADDR2 MACADDR3 MACADDR4 MACADDR5 MAC Address High Bytes Register MacaddrhiMAC Index Register Macindex MAC Index Register Macindex Field Descriptions TXnHDP Receive Channel Completion Pointer Registers RX0CP-RX7CP Transmit Channel Completion Pointer Registers TX0CP-TX7CP Multicast Receive Frames Register Rxmcastframes Network Statistics RegistersGood Receive Frames Register Rxgoodframes Broadcast Receive Frames Register Rxbcastframes Pause Receive Frames Register Rxpauseframes Receive CRC Errors Register RxcrcerrorsReceive Alignment/Code Errors Register Rxaligncodeerrors Receive Frame Fragments Register Rxfragments Receive Oversized Frames Register RxoversizedReceive Jabber Frames Register Rxjabber Receive Undersized Frames Register Rxundersized Good Transmit Frames Register Txgoodframes Receive QOS Filtered Frames Register RxqosfilteredReceive Octet Frames Register Rxoctets Deferred Transmit Frames Register Txdeferred Broadcast Transmit Frames Register TxbcastframesMulticast Transmit Frames Register Txmcastframes Pause Transmit Frames Register Txpauseframes Transmit Late Collision Frames Register Txlatecoll Transmit Underrun Error Register TxunderrunTransmit Single Collision Frames Register Txsinglecoll Transmit Multiple Collision Frames Register Txmulticoll Transmit and Receive 64 Octet Frames Register FRAME64 Transmit Carrier Sense Errors Register TxcarriersenseTransmit Octet Frames Register Txoctets Network Octet Frames Register Netoctets Receive DMA Overruns Register Rxdmaoverruns Appendix a Glossary Term Definition Physical Layer Definitions Reference Additions/Modifications/Deletions Document Revision History TI E2E Community Home Products ApplicationsDSP Rfid