www.ti.com

PSC Registers

6.7.9 Module Status n Register (MDSTATn)

The module status n register (MDSTAT0-MDSTAT39) is shown in Figure 6-10and described in Table 6-14.

Figure 6-10. Module Status n Register (MDSTATn)

31

 

 

 

 

 

 

 

 

 

18

17

16

 

 

 

 

Reserved

 

 

 

 

 

EMUIHB

EMURST

 

 

 

 

R-0

 

 

 

 

 

 

R-0

R-0

15

13

12

11

10

9

8

7

6

5

 

 

0

Reserved

 

MCKOUT

Reserved

MRST

LRSTDONE

LRST

Reserved

 

 

STATE

 

R-0

 

R-0

R-1

R-0

R-1

R-1

 

R-0

 

 

R-0

 

LEGEND: R = Read only; -n= value after reset

Table 6-14. Module Status n Register (MDSTATn) Field Descriptions

Bit

Field

Value

Description

31-18

Reserved

0

Reserved

17

EMUIHB

 

Emulation Alters Module State. This bit applies to DSP module only (module 39). This field is 0 for

 

 

 

all other modules.

 

 

0

No emulation altering user-desired module state programmed in the NEXT bit in MDCTL39.

 

 

1

Emulation altered user-desired state programmed in the NEXT bit in MDCTL39.

 

 

 

If you desire to generate a PSCINT upon this event, you must set the EMUIHBIE bit in MDCTL39..

16

EMURST

 

Emulation Alters Module Reset. This bit applies to DSP module only (module 39). This field is 0 for

 

 

 

all other modules.

 

 

0

No emulation altering user-desired module reset state.

 

 

1

Emulation altered user-desired module reset state.

 

 

 

If you desire to generate a PSCINT upon this event, you must set the EMURSTIE bit in MDCTL39.

15-13

Reserved

0

Reserved

12

MCKOUT

 

Module clock output status. Shows actual status of module clock.

 

 

0

Module clock is off.

 

 

1

Module clock is on.

11

Reserved

1

Reserved

10

MRST

 

Module reset status. Reflects actual state of module reset.

 

 

0

Module reset is asserted.

 

 

1

Module reset is de-asserted.

9

LRSTDONE

 

Local reset done. Software is responsible for checking if local reset is done before accessing this

 

 

 

module. This bit applies to the DSP module only (module 39). This field is 1 for all other modules.

 

 

0

Local reset is not done.

 

 

1

Local reset is done.

8

LRST

 

Module local reset status. This bit applies to the DSP module only (module 39).

 

 

0

Local reset is asserted.

 

 

1

Local reset is de-asserted.

7-6

Reserved

0

Reserved

5-0

STATE

0-3Fh

Module state status. Indicates current module status.

 

 

0

SwRstDisable state

 

 

1h

SyncReset state

 

 

2h

Disable state

 

 

3h

Enable state

 

 

4h-3Fh

Indicates transition

74

Power and Sleep Controller

SPRU978E–March 2008

Submit Documentation Feedback

Page 74
Image 74
Texas Instruments TMS320DM643x manual Module Status n Register MDSTATn Field Descriptions