www.ti.com
PSC Registers
6.7.9 Module Status n Register (MDSTATn)
The module status n register
Figure 6-10. Module Status n Register (MDSTATn)
31 |
|
|
|
|
|
|
|
|
| 18 | 17 | 16 |
|
|
|
| Reserved |
|
|
|
|
| EMUIHB | EMURST | |
|
|
|
|
|
|
|
|
|
| |||
15 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
|
| 0 |
Reserved |
| MCKOUT | Reserved | MRST | LRSTDONE | LRST | Reserved |
|
| STATE |
| |
|
|
|
|
|
LEGEND: R = Read only;
Table 6-14. Module Status n Register (MDSTATn) Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | Reserved | |
17 | EMUIHB |
| Emulation Alters Module State. This bit applies to DSP module only (module 39). This field is 0 for |
|
|
| all other modules. |
|
| 0 | No emulation altering |
|
| 1 | Emulation altered |
|
|
| If you desire to generate a PSCINT upon this event, you must set the EMUIHBIE bit in MDCTL39.. |
16 | EMURST |
| Emulation Alters Module Reset. This bit applies to DSP module only (module 39). This field is 0 for |
|
|
| all other modules. |
|
| 0 | No emulation altering |
|
| 1 | Emulation altered |
|
|
| If you desire to generate a PSCINT upon this event, you must set the EMURSTIE bit in MDCTL39. |
Reserved | 0 | Reserved | |
12 | MCKOUT |
| Module clock output status. Shows actual status of module clock. |
|
| 0 | Module clock is off. |
|
| 1 | Module clock is on. |
11 | Reserved | 1 | Reserved |
10 | MRST |
| Module reset status. Reflects actual state of module reset. |
|
| 0 | Module reset is asserted. |
|
| 1 | Module reset is |
9 | LRSTDONE |
| Local reset done. Software is responsible for checking if local reset is done before accessing this |
|
|
| module. This bit applies to the DSP module only (module 39). This field is 1 for all other modules. |
|
| 0 | Local reset is not done. |
|
| 1 | Local reset is done. |
8 | LRST |
| Module local reset status. This bit applies to the DSP module only (module 39). |
|
| 0 | Local reset is asserted. |
|
| 1 | Local reset is |
Reserved | 0 | Reserved | |
STATE | Module state status. Indicates current module status. | ||
|
| 0 | SwRstDisable state |
|
| 1h | SyncReset state |
|
| 2h | Disable state |
|
| 3h | Enable state |
|
| Indicates transition |
74 | Power and Sleep Controller |