4 I/O Domains | Texas Instruments TMS320DM643x guide

www.ti.com

Clock Domains

4.2.4 I/O Domains

The I/O domains refer to the frequencies of the peripherals that communicate through device pins. In many cases, there are frequency requirements for a peripheral pin interface that are set by an outside standard and must be met. It is not necessarily possible to obtain these frequencies from the on-chip clock generation circuitry, so the frequencies must be obtained from external sources and are asynchronous to the core frequency domain by definition.

Table 4-5lists peripherals with external I/O interface, and their I/O domain clock/frequency. It also shows the core clock domain as a reference to show the core clock used for internal communications. See section Section 4.2.1 for more details on core clock domains. See device-specific data manual for the exact I/O clock frequency supported on the device.

Table 4-5. Peripheral I/O Domain Clock

	I/O Domain Clock	I/O (External) Domain Clock Source Options
	I/O Domain Clock
Peripheral	Frequency	Internal Clock Source	External Clock Source	Core Clock Domain
DDR2	125-166 MHZ	PLLC2 SYSCLK1	—	CLKDIV3
VPFE	10-98 MHZ	—	PCLK	CLKDIV3
VPBE	6.25-75 MHZ	PLLC1 SYSCLKBP	VPBECLK	CLKDIV3
		(typically 27 MHZ)
		PLLC2 SYSCLK2	PCLK
		(typically 54 MHZ)
PCI	33 MHZ	—	PCICLK	CLKDIV3
EMAC	25 MHZ	—	MTXCLK, MRXCLK	CLKDIV6
VLYNQ	up to 80 MHZ	PLLC1 SYSCLK3	VLYNQ_CLOCK	CLKDIV6
McBSP	up to 40 MHZ	PLLC1 SYSCLK3	CLKS, CLKX, CLKR	CLKDIV6
McASP	up to 40 MHZ	PLLC1 SYSCLK3	AHCLKX, AHCLKR,	CLKDIV6
			ACLKX, ACLKR
GPIO	NA (asynchronous	—	—	CLKDIV6
	interface)
EMIFA	NA (asynchronous	—	—	CLKDIV6
	interface)
HPI	NA (asynchronous	—	—	CLKDIV6
	interface)
I2C	up to 400 kHz	MXI/CLKIN	SCL	CLKIN
		(typically 27 MHZ)
Timer	output up to 1/2 CLKIN	MXI/CLKIN	TINP0L (Timer 0),	CLKIN
	frequency	(typically 27 MHZ)	TINP1L (Timer 1)
	input up to 1/4 CLKIN
	frequency
Watchdog Timer	NA	MXI/CLKIN	—	CLKIN
		(typically 27 MHZ)
PWM	NA	—	—	CLKIN
UART	NA	—	—	CLKIN
HECC	NA	—	—	CLKIN

34	Device Clocking	SPRU978E–March 2008
		Submit Documentation Feedback

Image 34

Texas Instruments TMS320DM643x manual 4 I/O Domains, Peripheral I/O Domain Clock

Contents

Reference Guide Submit Documentation Feedback Contents PLL Controller Command Register Pllcmd Reset Boot Modes List of Figures List of Tables Submit Documentation Feedback Notational Conventions Read This FirstAbout This Manual Related Documentation From Texas Instruments TMS320C6000, C6000 are trademarks of Texas Instruments Introduction Introduction Block DiagramPeripherals DSP Subsystem in TMS320DM643x DMP Components of the DSP Subsystem Submit Documentation Feedback TMS320C64x+ Megamodule TMS320C64x+ CPU TMS320C64x+ Megamodule Block Diagram Memory Controllers 1 L1P Controller L1P L1D 2 L1D Controller 3 L2 Controller External Memory Controller EMC Internal DMA Idma Internal Peripherals Power-Down Controller PDCInterrupt Controller Intc Bandwidth Manager Submit Documentation Feedback System Memory Memory Map Memory Interfaces Overview External Memory Memory MapDSP Internal Memory L1P, L1D, L2 Internal Peripherals External Memory Interface Memory Interfaces Overview1 DDR2 External Memory Interface Asynchronous Emif Interface Submit Documentation Feedback Device Clocking Overview Clock Domains Core Domains OverviewClock Domains System Clock Modes and Fixed Ratios for Core Clock Domains Overall Clocking Diagram Hecc Core Voltage Core Frequency FlexibilityExample PLL1 Frequencies and Dividers 27 MHZ Clock Input Divider 3 DDR2/EMIF Clock Example PLL2 Frequencies Core Voltage = 4 I/O Domains Peripheral I/O Domain Clock Video Processing Back End VPSSCLKCTL.MUXSEL Bit Clocking Mode Description Possible Clocking Modes PLL Controller PLL Module PLL1 Control System PLLC1 Output Clocks Device Clock GenerationSteps for Changing PLL1/Core Domain Frequency PLLC1 Output Clock Used by Initialization to PLL Mode from PLL Power Down Changing PLL Multiplier Changing Sysclk Dividers Example 5-1. Calculating Number of Clock Cycles N Pllout PLL2 ControlDDR PLLC2 Output Clocks Output Clock Used by 2.1 DDR2 Considerations When Modifying PLL2 Frequency Steps for Changing PLL2 Frequency Initialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-2. Calculating Number of Clock Cycles N PLL and Reset Controller Base Address End Address Size PLL and Reset Controller ListPLL and Reset Controller Registers PLL Controller Registers Peripheral ID Register PID Reset Type Status Register RstypeReset Type Status Register Rstype Field Descriptions Peripheral ID Register PID Field Descriptions PLL Control Register Pllctl PLL Control Register Pllctl Field Descriptions PLL Multiplier Control Register Pllm Field Descriptions PLL Multiplier Control Register PllmPLL Controller Divider 1 Register PLLDIV1 D1EN D2EN PLL Controller Divider 2 Register PLLDIV2PLL Controller Divider 3 Register PLLDIV3 D3EN Oscillator Divider 1 Register OSCDIV1 OD1EN 13. Bypass Divider Register Bpdiv Field Descriptions Bypass Divider Register BpdivBpden Goset PLL Controller Command Register PllcmdPLL Controller Status Register Pllstat Stable ALN3 PLL Controller Clock Align Control Register AlnctlALN2 ALN1 ALN2 SYS3 SYS2 SYS1 Plldiv Ratio Change Status Register DchangeSYS3 Obsen Auxen Clock Enable Control Register Cken18. Clock Enable Control Register Cken Field Descriptions Obsen Bpon Clock Status Register Ckstat19. Clock Status Register Ckstat Field Descriptions Obson Auxon SYS3ON SYS2ON SYS1ON Sysclk Status Register Systat20. Sysclk Status Register Systat Field Descriptions SYS3ON Power and Sleep Controller Power and Sleep Controller PSC Integration DM643x DMP Default Module Configuration Power Domain and Module TopologyNumber Module Name Default Module State MDSTAT.STATE Module States Power Domain and Module StatesPower Domain States Module States Executing State Transitions Local ResetPower Domain State Transitions Module State Transitions PSC Interrupts IcePick Emulation CommandsIcePick Emulation Support in the PSC Interrupt Events Interrupt Registers Local Reset Emulation EventsModule State Emulation Events PSC Registers Power and Sleep Controller PSC RegistersInterrupt Handling Offset Register Description Interrupt Evaluation Register Inteval Peripheral Revision and Class Information Register PIDInterrupt Evaluation Register Inteval Field Descriptions Module Error Pending Register 1 MERRPR1 Field Descriptions Module Error Pending Register 1 MERRPR1Module Error Clear Register 1 MERRCR1 Module Error Clear Register 1 MERRCR1 Field Descriptions Power Domain Transition Status Register Ptstat Power Domain Transition Command Register PtcmdGOSTAT0 State Power Domain Status 0 Register PDSTAT0Pordone POR Pordone Power Domain Control 0 Register PDCTL0 Next Module Status n Register MDSTATn 14. Module Status n Register MDSTATn Field Descriptions Emuihbie Emurstie Lrst Module Control n Register MDCTLn15. Module Control n Register MDCTLn Field Descriptions Emuihbie Submit Documentation Feedback Power Management Power Management Features Description PSC and Pllc Overview Module Clock ON/OFF PLL Bypass and Power DownClock Management Module Clock Frequency Scaling DSP Module Clock ON/OFF DSP Sleep Mode ManagementDSP Sleep Modes DSP Module Clock on Video DAC Power Down 3.3 V I/O Power DownDSP Module Clock Off Submit Documentation Feedback Interrupt Controller Submit Documentation Feedback System Module Device Identification Device ConfigurationDevice Boot Configuration Status Pin Multiplexing Control 3 DDR2 VTP Control Timer ControlVpss Clock and DAC Control HPI Control TMS320DM643x DMP Master IDs Bandwidth ManagementBus Master DMA Priority Control DSP CFG TMS320DM643x DMP Default Master Priorities Edma Transfer Controller ConfigurationBoot Control DSP DMA DSP CFG Emac Submit Documentation Feedback 10.2 Reset10.1 10.3 Reset Types Reset PinsDevice Configurations at Reset Type Initiator Effect DSP Module Reset DSP ResetDSP Local Reset Software Reset Disable SwRstDisable Synchronous Reset SyncReset Boot Modes Submit Documentation Feedback Table A-1. Document Revision History Revision HistoryAdditions/Modifications/Deletions DSP Products ApplicationsRfid