Memory Map, External Memory | Texas Instruments TMS320DM643x

www.ti.com

Memory Map

3.1Memory Map

Refer to your device-specific data manual for memory-map information.

3.1.1 DSP Internal Memory (L1P, L1D, L2)

This section describes the configuration of the DSP internal memory in the DM643x DMP that consists of L1P, L1D, and L2. In the DM643x DMP:

∙L1P memory: The L1P controller allows you to configure part or all of the L1P RAM as normal program RAM or as direct mapped cache. You can configure cache sizes of 0 KB, 4 KB, 8 KB, 16 KB, or 32 KB of the RAM.

∙L1D memory: The L1D controller allows you to configure part of the L1D RAM as normal data RAM or as cache. You can configure cache sizes of 0 KB, 4 KB, 8 KB, 16 KB, or 32 KB of the RAM.

∙L2 memory: The L2 controller allows you to configure part or all of the L2 RAM as normal RAM or as cache. You can configure cache sizes of 0 KB, 32 KB, 64 KB, or 128 KB of the RAM.

Refer to device-specific data manual for the exact amount of RAM/cache. Refer to TMS320C64x+ DSP Megamodule Reference Guide (SPRU871) for information on how to configure the cache.

3.1.2 External Memory

The DSP has access to the following external memories:

∙DDR2 synchronous DRAM

∙Asynchronous EMIF/NOR/NAND Flash

The external memory controller (EMC) facilitates DSP access to these memories in the C64x+ Megamodule. The following external memories are accessible to the DSP:

∙DDR2 port

∙Asynchronous EMIF (for example, NOR and NAND Flash in 4 EM_CS regions)

For the memory-map locations of these external memories, refer to the memory-map section of the device-specific data manual.

3.1.3 Internal Peripherals

The following internal peripherals are accessible to the DSP:

∙Power-down controller (PDC)

∙Interrupt controller (INTC)

For more information on the internal peripherals, see the TMS320C64x+ DSP Megamodule Reference Guide (SPRU871).

3.1.4 Device Peripherals

The DSP has access to all peripherals on the device. Refer to device-specific data manual for the full list of peripherals.

26

System Memory

SPRU978E–March 2008

Submit Documentation Feedback

Image 26

Texas Instruments TMS320DM643x manual Memory Map, DSP Internal Memory L1P, L1D, L2, External Memory, Internal Peripherals

Contents

Reference Guide Submit Documentation Feedback Contents PLL Controller Command Register Pllcmd Reset Boot Modes List of Figures List of Tables Submit Documentation Feedback Notational Conventions Read This FirstAbout This Manual Related Documentation From Texas Instruments TMS320C6000, C6000 are trademarks of Texas Instruments Introduction Peripherals Block DiagramIntroduction DSP Subsystem in TMS320DM643x DMP Components of the DSP Subsystem Submit Documentation Feedback TMS320C64x+ Megamodule TMS320C64x+ CPU TMS320C64x+ Megamodule Block Diagram Memory Controllers 1 L1P Controller L1P L1D 2 L1D Controller 3 L2 Controller External Memory Controller EMC Internal DMA Idma Interrupt Controller Intc Power-Down Controller PDCInternal Peripherals Bandwidth Manager Submit Documentation Feedback System Memory Memory Map Memory Interfaces Overview External Memory Memory MapDSP Internal Memory L1P, L1D, L2 Internal Peripherals External Memory Interface Memory Interfaces Overview1 DDR2 External Memory Interface Asynchronous Emif Interface Submit Documentation Feedback Device Clocking Overview Clock Domains Core Domains OverviewClock Domains System Clock Modes and Fixed Ratios for Core Clock Domains Overall Clocking Diagram Hecc Core Voltage Core Frequency FlexibilityExample PLL1 Frequencies and Dividers 27 MHZ Clock Input Divider 3 DDR2/EMIF Clock Example PLL2 Frequencies Core Voltage = 4 I/O Domains Peripheral I/O Domain Clock Video Processing Back End VPSSCLKCTL.MUXSEL Bit Clocking Mode Description Possible Clocking Modes PLL Controller PLL Module PLL1 Control System PLLC1 Output Clocks Device Clock GenerationSteps for Changing PLL1/Core Domain Frequency PLLC1 Output Clock Used by Initialization to PLL Mode from PLL Power Down Changing PLL Multiplier Changing Sysclk Dividers Example 5-1. Calculating Number of Clock Cycles N Pllout PLL2 ControlDDR PLLC2 Output Clocks Output Clock Used by 2.1 DDR2 Considerations When Modifying PLL2 Frequency Steps for Changing PLL2 Frequency Initialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-2. Calculating Number of Clock Cycles N PLL and Reset Controller Base Address End Address Size PLL and Reset Controller ListPLL and Reset Controller Registers PLL Controller Registers Peripheral ID Register PID Reset Type Status Register RstypeReset Type Status Register Rstype Field Descriptions Peripheral ID Register PID Field Descriptions PLL Control Register Pllctl PLL Control Register Pllctl Field Descriptions PLL Multiplier Control Register Pllm Field Descriptions PLL Multiplier Control Register PllmPLL Controller Divider 1 Register PLLDIV1 D1EN D2EN PLL Controller Divider 2 Register PLLDIV2PLL Controller Divider 3 Register PLLDIV3 D3EN Oscillator Divider 1 Register OSCDIV1 OD1EN Bpden Bypass Divider Register Bpdiv13. Bypass Divider Register Bpdiv Field Descriptions Goset PLL Controller Command Register PllcmdPLL Controller Status Register Pllstat Stable ALN3 PLL Controller Clock Align Control Register AlnctlALN2 ALN1 ALN2 SYS3 Plldiv Ratio Change Status Register DchangeSYS3 SYS2 SYS1 Obsen Auxen Clock Enable Control Register Cken18. Clock Enable Control Register Cken Field Descriptions Obsen Bpon Clock Status Register Ckstat19. Clock Status Register Ckstat Field Descriptions Obson Auxon SYS3ON SYS2ON SYS1ON Sysclk Status Register Systat20. Sysclk Status Register Systat Field Descriptions SYS3ON Power and Sleep Controller Power and Sleep Controller PSC Integration Number Module Name Default Module State MDSTAT.STATE Power Domain and Module TopologyDM643x DMP Default Module Configuration Module States Power Domain and Module StatesPower Domain States Module States Executing State Transitions Local ResetPower Domain State Transitions Module State Transitions PSC Interrupts IcePick Emulation CommandsIcePick Emulation Support in the PSC Interrupt Events Module State Emulation Events Local Reset Emulation EventsInterrupt Registers PSC Registers Power and Sleep Controller PSC RegistersInterrupt Handling Offset Register Description Interrupt Evaluation Register Inteval Field Descriptions Peripheral Revision and Class Information Register PIDInterrupt Evaluation Register Inteval Module Error Pending Register 1 MERRPR1 Field Descriptions Module Error Pending Register 1 MERRPR1Module Error Clear Register 1 MERRCR1 Module Error Clear Register 1 MERRCR1 Field Descriptions GOSTAT0 Power Domain Transition Command Register PtcmdPower Domain Transition Status Register Ptstat State Power Domain Status 0 Register PDSTAT0Pordone POR Pordone Power Domain Control 0 Register PDCTL0 Next Module Status n Register MDSTATn 14. Module Status n Register MDSTATn Field Descriptions Emuihbie Emurstie Lrst Module Control n Register MDCTLn15. Module Control n Register MDCTLn Field Descriptions Emuihbie Submit Documentation Feedback Power Management Power Management Features Description PSC and Pllc Overview Module Clock ON/OFF PLL Bypass and Power DownClock Management Module Clock Frequency Scaling DSP Module Clock ON/OFF DSP Sleep Mode ManagementDSP Sleep Modes DSP Module Clock on DSP Module Clock Off 3.3 V I/O Power DownVideo DAC Power Down Submit Documentation Feedback Interrupt Controller Submit Documentation Feedback System Module Device Identification Device ConfigurationDevice Boot Configuration Status Pin Multiplexing Control 3 DDR2 VTP Control Timer ControlVpss Clock and DAC Control HPI Control TMS320DM643x DMP Master IDs Bandwidth ManagementBus Master DMA Priority Control DSP CFG TMS320DM643x DMP Default Master Priorities Edma Transfer Controller ConfigurationBoot Control DSP DMA DSP CFG Emac Submit Documentation Feedback 10.2 Reset10.1 10.3 Reset Types Reset PinsDevice Configurations at Reset Type Initiator Effect DSP Module Reset DSP ResetDSP Local Reset Software Reset Disable SwRstDisable Synchronous Reset SyncReset Boot Modes Submit Documentation Feedback Additions/Modifications/Deletions Revision HistoryTable A-1. Document Revision History Rfid Products ApplicationsDSP