Manuals / Fujitsu / Computer Equipment / Computer Accessories

Fujitsu Fujitsu SPARC64 V manual Changes from Sparc V8 to Sparc

Models: Fujitsu SPARC64 V

1 255

Download 255 pages 53.5 Kb

Page 124

F. APPENDIX J

Changes from SPARC V8 to SPARC V9

Please refer to Appendix K of Commonality.

113

Image 124

Fujitsu Fujitsu SPARC64 V manual Changes from Sparc V8 to Sparc, Please refer to Appendix K of Commonality

Contents

Sparc JPS1 Release 1.0, 1 July Chapter Page Contents Instructions TrapsMemory Models Sparc JPS1 Implementation-Dependent TrapsImplementation Dependencies Cache Organization 125 Cache Types Level-1 Instruction Cache L1I CacheError Handling 149 Error Classification Reset, REDstate, and errorstate 137 Reset TypesFatal Error Asistchgerrorinfo General References UPA Programmer’s ModelIndex Page Navigating the SPARC64 V Implementation Supplement OverviewFonts and Notational Conventions SPARC64 V processor Microarchitecture for High PerformanceHigh Integration High Reliability and High IntegrityAdvanced RAS features for the core Advanced RAS features for cachesExtended RAS interface to software Asynchronous data error ADE trap for additional errors Component OverviewSX-Unit Instruction Control Unit IU Execution Unit EU1Instruction Control Unit Major Blocks 2Execution Unit Major BlocksStorage Unit SU Storage Unit Major BlocksSecondary Cache and External Access Unit SXU 4Secondary Cache and External Access Unit Major BlocksDefinitions Instruction dispatch Synonym instruction initiationIssue-stalling Sync Synonym machine sync Page Architectural Overview Page Data Formats Please refer to , Data Formats in CommonalityPage Registers Nonprivileged RegistersFloating-Point State Register FSR FSRnonstandardfp NSFSRversion ver FSRfloating-pointtraptype fttPrivileged Registers Tick Tick RegisterTrap State Tstate Register FSR ConformanceVersion VER Register Ancillary State Registers ASRsPerformance Control Register PCR ASR 1shows the values for the VER register for SPARC64OVF OvroAccessibility as described above impl. dep. #250 Registers Referenced Through ASIsPerformance Instrumentation Counter PIC Register ASR Dispatch Control Register DCR ASRPM70 VM70Floating-Point Deferred-Trap Queue FQ IU Deferred-Trap QueueData Watchpoint Registers Instruction Trap RegisterInstruction Execution InstructionsData Prefetch Instruction Prefetch Syncing Instructions 1SPARC64 V Syncing Instructions2Instruction Fields Specific to SPARC64 Instruction Formats and FieldsYes Instruction Categories Control-Transfer Instructions CTIsCall and Jmpl Instructions Control transfer CTIFloating-Point Operate FPop Instructions Implementation-Dependent InstructionsProcessor Pipeline Instruction Fetch StagesBrhis Issue Stages Execution StagesExecution Stages for Cache Access Completion StagesProcessor States, Normal and Special Traps TrapsPlease refer to .1 of Commonality Errorstate REDstateREDstate Trap Table REDstate Execution EnvironmentReset Traps Trap CategoriesDeferred Traps Uses of the Trap CategoriesTrap Control Trap-Table Entry AddressesPIL Control Trap Type TTTrap Processing Exception and Interrupt DescriptionsDetails of Supported Traps Sparc JPS1 Implementation-Dependent TrapsPage Memory Models Sparc V9 Memory Model onMode Control OverviewSparc V9 Memory Model Synchronizing Instruction and Data MemoryRelease 1.0, 1 July Memory Models Page Instruction Definitions SPARC64 V Extensions Table A-1Implementation-Specific InstructionsPage Block Load and Store Instructions VIS Invalid Valid Call and Link Implementation-Dependent InstructionsFloating-Point Multiply-Add/Subtract FormatPage Non-Trapping aexc When FSR.NS = Non-Trapping cexc When FSR.NS =Operation, and inexact, respectively Exceptions fpdisabled Jump and LinkLoad Quadword, Atomic Physical Format 3 LddaMemory Barrier Order Constraints Imposed by mmask Bits Bits in the cmask FieldPrefetch Data Partial Store VIS01816 Table A-7describes prefetch variants implemented in SPARC64 Read State RegisterTable A-7Prefetch Variants Deprecated Instructions Write State RegisterStore Barrier Page Ieee Std 754-1985 Requirements for Floating-Point Nonstandard ModeTraps Inhibiting Results Fpexceptionother Exception ftt=unfinishedFPop Generates an unfinishedFPop exception Denormalized number, eres is less than zeroUnfinishedFPop Boundary Conditions Pessimistic Zero Table B-2unfinishedFPop Boundary ConditionsOperation Under FSR.NS = Pessimistic OverflowTable B-3Conditions for a Pessimistic Zero Table B-4Pessimistic Overflow ConditionsFloating-Point Exceptional Conditions and Results UnfinishedFPop4Nonarithmetic Operations Under FSR.NS = Yes and op2 Nv, dNaNPage Definition of an Implementation Dependency Implementation DependenciesPlease refer to Section C.1 of Commonality Hardware Characteristics Implementation Dependency CategoriesList of Implementation Dependencies Please refer to Section C.2 of CommonalityTable C-1SPARC64 V Implementation Dependencies Reset trap Entering errorstate on implementation-dependent errorsErrorstate processor state Deferred trapsData access FPU trap Clean windows trapFlush instruction Floating-point underflow detectionSIRenable control flag MMU disabled prefetch behaviorIMPDEPn instructions Unimplemented LDD trapImplicit ASI when TL Unimplemented values for PSTATE.MMCoherence and atomicity of memory operations Implementation-dependent memory modelTable C-1SPARC64 V Implementation Dependencies 7 Table C-1SPARC64 V Implementation Dependencies 8 Table C-1SPARC64 V Implementation Dependencies 9 Table C-1SPARC64 V Implementation Dependencies 10 255 256257 258Formal Specification of the Memory Models Please refer to Appendix D of CommonalityPage Opcode Maps Instruction65Page Memory Management Unit Virtual Address TranslationTranslation Table Entry TTE Table F-1Organization of SPARC64 V TLBsRelease 1.0, 1 July Chapter F Memory Management Unit TSB Pointer Formation TSB OrganizationTSB Pointer Formation Faults and Traps TLB miss 64 16-67Instructionaccessexception Reset, Disable, and REDstate Behavior Accessing MMU Registers Access Modes Supervisor read/writeInternal Registers and ASI operations Asimcntl Memory Control Register10.4 I/D TLB Data In, Data Access, and Tag Read Registers Table F-3MCNTL Field DescriptionRMD JPS1TSBPPage Table F-4MMU TLB Data Access Address Assignment TLB#MMU TLB Tag Access Register Kbyte page entry10.9 I/D Synchronous Fault Status Registers I-SFSR, D-SFSR MMU I/D Synchronous Fault Status Registers I-SFSR, D-SFSR10.7 I/D TSB Extension Registers TSB Base RegistersTable F-5I-SFSRBit Description EIDTable F-6describes the field encoding for ISFSR.FT FT60 Error DescriptionSFSRBit Description Isfsr Update Policy Table F-8D-SFSRBit Description 1Table F-8D-SFSRBit Description 2 Table F-9defines the encoding of the FT60 field SFSRBit Description 3Dsfsr Update Policy MMU Synchronous Fault Status Register FT Fault Type FieldFresh fault or miss3 Table F-10DSFSR Update Policy MMU BypassKbytes Table F-11Bypass Attribute Bits on SPARC64Automatic TLB Replacement Rule TLB Replacement PolicyRestriction of sTLB Entry Direct Replacement Page Assembly Language Syntax Please refer to Appendix G of CommonalityPage Software Considerations Please refer to Appendix H of CommonalityPage Extending the Sparc V9 Architecture Please refer to Appendix I of CommonalityPage Changes from Sparc V8 to Sparc Please refer to Appendix K of CommonalityPage Programming with the Memory Models Please refer to Appendix J of CommonalityPage SPARC64 V ASI Assignments Address Space IdentifiersSPARC64 V ASI Assignments 1 SPARC64 V ASI Assignments 2 TBDSpecial Memory Access ASIs SPARC64 V ASI Assignments 3Block Load and Store ASIs Partial Store ASIsInterface Definition Barrier Assist for Parallel ProcessingHigh-Speed Lbsy Read Mechanism High-Speed BST Write Mechanism ASI RegistersLbsy Control Register ASICLBSYR0, ASICLBSYR1 Bstw Control Register ASICBSTW0, ASICBSTW1 Bstw Busy Status Register AsicbstwbusyLast Barrier Synchronization Status Read ASILBSYR0 Barrier State Write ASIBSTW0, ASIBSTW1EF16 Read Write is ignoredCache Organization Cache TypesTable M-1L1I Cache Characteristics Level-1 Instruction Cache L1I CacheTable M-2L1D Cache Characteristics Table M-3L2 Cache CharacteristicsLevel-1 Data Cache L1D Cache Level-2 Unified Cache L2 CacheCache Coherency Protocols Cache Control/Status InstructionsTable M-4Relationships Between Cache Coherency Protocols Table M-5L2 Cache Moesi StatesFlush Level-1 Instruction Cache ASIFLUSHL1ILevel-2 Cache Control Register ASIL2CTRL 3 L2 Diagnostics Tag ReadTable M-6ASIL2CTRL Register Bits 4 L2 Diagnostics Tag Read Registers ASIL2DIAGTAGREADREGPage Interrupt Handling Interrupt DispatchMembar Interrupt Receive Figure N-2is an example of the interrupt receive flowInterrupt Global Registers Interrupt-Related ASR RegistersInterrupt Vector Dispatch Register Interrupt Vector Dispatch Status RegisterReset, REDstate, and errorstate Reset TypesPower-on Reset POR Appendix contains these sectionsExternally Initiated Reset XIR Watchdog Reset WDRSoftware-Initiated Reset SIR REDstate and errorstate Figure O-1illustrates the processor state transition diagramPA = 000007FFF000000016 Processor State after Reset and in REDstate CPU Fatal Error stateInteger registers Floating Point registersTBA6315 Mask dependentASI Register State After Reset and in REDstate 1 Table O-2ASR State after Reset and in REDstateCounter ASI Register State After Reset and in REDstate 2 OthersASI Register State After Reset and in REDstate 3 Operating Status Register Opsr 11011 UnchangedFirmware Initialization Sequence Hardware Power-On Reset SequenceTo be defined later Page Error Classification Error HandlingFatal Error Urgent Error Errorstate Transition ErrorInstruction-Obstructing Error Urgent Error Independent of Instruction Execution Traps for Urgent Errors Restrainable ErrorCorrectable Error CE, corrected by hardware Action and Error Control Registers Related to Error HandlingFollowing registers are related to the error handling Table P-1Registers Related to Error HandlingTable P-2summarizes what happens when an error is detected Summary of Actions Upon Error DetectionTable P-2Action Upon Detection of an Error 1 Ideal specification Table P-2Action Upon Detection of an Error 2Deviation in SPARC64 Table P-2Action Upon Detection of an Error Error Marking for Cacheable Data Error Error Marking for Cacheable DataTable P-3Syndrome for Data Marked for Error Format of Error-Marking DataTable P-4Format of Error-Marked Data Table P-6shows the Errormarkid set by the CPU Table P-5ERRORMARKID Bit DescriptionDifference Between Error Marking on SPARC64 IV Table P-7Error Marking on SPARC64 IV and SPARC64Control of Error Action Asierrorcontrol Value in ASIERRORCONTROL, as defined in Table P-9Table P-8 Asieidr Bit Description RteueWeaked UgehandlerFatal Error and errorstate Transition Error Table P-10Format of Asistchgerrorinfo Bit Description4C16 Always 0 EeotherTypes of errorstate Transition Errors Fatal Error TypesCurrent SPARC64 V implementation Ideal specification not implemented Urgent ErrorTable P-11ASIUGESR Bit Description 1 Table P-11ASIUGESR Bit Description 2 Table P-11ASIUGESR Bit Description 3 Action of asyncdataerror ADE Trap Conditions that cause ADE trapTable P-11ASIUGESR Bit Description 4 Instend Priv Mugedae Mugeiae MugeiugeSet the specific register setting Following three sets of registers are updatedFollowing actions are executed in this order State transitionUpdate of ASIUGESR, as shown in Table P-13 Instruction End-Method at ADE TrapUpon completion of a Retry or Done instruction InstendExpected Software Handling of ADE Trap Void ExpectedsoftwarehandlingofADEtrap Data Access Errors Instruction Access ErrorsSee Appendix F, Memory Management Unit, for details Restrainable Errors Asiasyncfaultstatus AsiafsrDGL1$U2$STLB CeincomedUedstbeto UERAWL2$FILLUERAWL2$INSD Implementation Deviation SPARC64 V setsContents WAYASIASYNCFAULTADDRU2 register is described in Table P-17 SyndromeExpected Software Handling of Restrainable Errors Contents of PABIT423Page Handling of Internal Register Errors Register Error Handling Excluding ASRs and ASI RegistersTable P-18shows error handling for most registers Terminology used in Table P-18is defined as followsASR Error Handling Table P-19shows the handling of ASR errorsTable P-19ASR Error Handling ADE trap, WASI Register Error Handling Error ProtectTerminology used in Table P-20is defined as follows Parity AlwaysError Detect Condition Error Type CorrectionTable P-20shows the handling of ASI register errors Table P-20Handling of ASI Register ErrorsTable P-20Handling of ASI Register Errors Cache Error Handling Handling of a Cache Tag ErrorSPARC64 V Implementation and the Ideal Specification Error in D1 Cache Tag and I1 Cache TagError in U2 Unified Level 2 Cache Tag Handling of a D1 Cache Data Error Handling of an I1 Cache Data ErrorCorrectable Error in D1 Cache Data Marked Uncorrectable Error in D1 Cache Data Handling of a U2 Cache Data Error Correctable Error in U2 Cache DataMarked Uncorrectable Error in U2 Cache Data Raw Uncorrectable Error in U2 Cache DataWay Reduction Condition Automatic Way Reduction of I1 Cache, D1 Cache, and U2 CacheI1 Cache Way Reduction D1 Cache Way Reduction U2 Cache Way ReductionTLB Error Handling Handling of TLB Entry ErrorsError in TLB Entry Detected on Ldxa Instruction Access Table P-22Error Protection and Detection of TLB EntriesAutomatic Way Reduction of sTLB Handling of Extended UPA Bus Interface Error Handling of Extended UPA Address Bus ErrorHandling of Extended UPA Data Bus Error STLB Way ReductionCorrectable Error on Extended UPA Data Bus UE in Outgoing Data to Extended UPA Data Bus Page Performance Instrumentation Performance Monitor OverviewSample Pseudocodes Counter Clear/SetCounter Event Selection and Start Counter Stop and ReadPerformance Monitor Description Table Q-1Events and Encoding of Performance MonitorInstruction Statistics Events and Encoding of Performance MonitorInstruction Count instructioncounts Counts the committed Floating Multiply-and-Add instructionsTrap-Related Statistics MMU Event Counters Counts the occurrences of Tcc instructionsCounts the occurrences of instruction uTLB misses Counts the occurrences of data uTLB missesCache Event Counters Counts the occurrences of I1 cache missesCounts the occurrences of D1 cache misses Counts the total latency of I1 cache missesCounts the occurrences of L2 cache miss by demand access Counts L2 cache references by demand read accessUPA Event Counters Counts the number of Sinvreq packets receivedCounts the number of Scpireq packets received Counts the number of Scpbreq packets receivedMiscellaneous Counters Barrier-Assist ASI Read Count asirdbarPage UPA Programmer’s Model Mapping of the CPU’s UPA Port Slave AreaTable R-1shows the mapping of the CPU’s UPA port slave area Table R-1CPU’s UPA Port Slave Area MappingUPA PortID Register Table R-2UPA PortID Register FieldsUPA Config Register Table R-3UPA Config Register DescriptionUPA PortID Register Fields UpacapUPA Config Register Description Pcon UPCCAP2MID UpccapPage Summary of Differences between SPARC64 V and UltraSPARC-III SPARC64 V and UltraSPARC-III Differences 1Table T-1SPARC64 V and UltraSPARC-III Differences 2 UPATable T-1SPARC64 V and UltraSPARC-III Differences 3 SfsrPage General References BibliographyPlease refer to Bibliography in Commonality Page Index AugePage ASIINTRW133 Page Error detection action155 DAEDGL1$L2$STLB error194 DGL1$U2$STLB error195 On Jmpl instruction error53 update during MMU trap90 DmmuECCerror exception46, 153, 155 Persistence38Statistics monitoring206-207 FQ17 FSRImmu Update during MMU trap90 IsfsrLddfa instruction80 PSO41 RMO41OBP Release 1.0, 1 July Chapter Index PTE Release 1.0, 1 July Chapter Index Page TLB Way reduction194 uDTLB10, 85 UITLB10, 85, 90 uncorrectable error152UnimplementedFPop floating-point trap type70