Manuals / Fujitsu / Computer Equipment / Computer Accessories

Fujitsu Fujitsu SPARC64 V manual PM70, VM70

Models: Fujitsu SPARC64 V

1 255

Download 255 pages 53.5 Kb

Page 34

After a power-on reset (POR), all fields of DCUCR, including implementation- dependent fields, are set to 0. After a WDR, XIR, or SIR reset, all fields of DCUCR, including implementation-dependent fields, are set to 0.

The Data Cache Unit Control Register is illustrated in FIGURE 5-2and described in TABLE 5-3. In the table, bits are grouped by function rather than by strict bit sequence.

—

0

0

Implementation dependent WEAK_SPCA PM VM PR PW VR VW

—

DM IM 0

0

63

50

49

48

47

42

41

40

33 32 25

24

23

22

21

20

4

3

2

1

0

FIGURE 5-2DCU Control Register Access Data Format (ASI 4516)

TABLE 5-3DCUCR Description

Bits

Field

Type

Use — Description

49:48

CP, CV

RW

Not implemented in SPARC64 V (impl. dep. #232). It reads as 0 and writes to

it are ignored.

47:42

impl. dep.

Not used. It reads as 0 and writes to it are ignored.

41

WEAK_SPCA

RW

Used for disabling speculative memory access (impl. dep. #240). When

DCUCR.WEAK_SPCA = 1, the branch history table is cleared and no longer

issues aggressive instruction prefetch.

During DCUCR.WEAK_SPCA = 1, aggressive instruction prefetching is

disabled and any load and store instructions are considered presync

instructions that are executed when all previous instructions are committed.

Because all CTI are considered as not taken, instructions residing beyond 1

Kbyte of a CTI may be fetched and executed.

On entering aggressive instruction Prefetch disable mode, supervisor

software should issue membar

#Sync, to make sure all in-flight instructions

in the pipeline are discarded.

During DCUCR.WEAK_SPCA = 1, an L2 cache flush by writing 1 to

ASI_L2_CTRL.U2_FLUSH remains pending internally until

DCUCR.WEAK_SPCA is set to 0. To wait for completion of the cache flush, a

member

#Sync must be issued after DCUCR.WEAK_SPCA is set to 0.

Executing a membar #Sync while the DCUCR.WEAK_SPCA = 1 after writing 1

to ASI_L2_CTRL.U2_FLUSH does not wait for the cache flush to complete.

40:33

PM<7:0>

Defined in SPARC JPS1 Commonality.

32:25

VM<7:0>

Defined in SPARC JPS1 Commonality.

24, 23

PR, PW

Defined in SPARC JPS1 Commonality.

22, 21

VR, VW

Defined in SPARC JPS1 Commonality.

20:4

—

Reserved.

3

DM

Defined in SPARC JPS1 Commonality.

2

IM

Defined in SPARC JPS1 Commonality.

Release 1.0, 1 July 2002

F. Chapter 5 Registers 23

Image 34

Fujitsu Fujitsu SPARC64 V manual PM70, VM70

Contents

Sparc JPS1 Release 1.0, 1 July Chapter Page Contents Instructions TrapsMemory Models Sparc JPS1 Implementation-Dependent TrapsImplementation Dependencies Cache Organization 125 Cache Types Level-1 Instruction Cache L1I CacheError Handling 149 Error Classification Reset, REDstate, and errorstate 137 Reset TypesFatal Error Asistchgerrorinfo General References UPA Programmer’s ModelIndex Page Navigating the SPARC64 V Implementation Supplement OverviewFonts and Notational Conventions High Integration SPARC64 V processorMicroarchitecture for High Performance High Reliability and High IntegrityAdvanced RAS features for the core Advanced RAS features for cachesExtended RAS interface to software Asynchronous data error ADE trap for additional errors Component OverviewSX-Unit 1Instruction Control Unit Major Blocks Instruction Control Unit IUExecution Unit EU 2Execution Unit Major BlocksStorage Unit SU Storage Unit Major BlocksSecondary Cache and External Access Unit SXU 4Secondary Cache and External Access Unit Major BlocksDefinitions Instruction dispatch Synonym instruction initiationIssue-stalling Sync Synonym machine sync Page Architectural Overview Page Data Formats Please refer to , Data Formats in CommonalityPage Registers Nonprivileged RegistersFSRversion ver Floating-Point State Register FSRFSRnonstandardfp NS FSRfloating-pointtraptype fttTrap State Tstate Register Privileged RegistersTick Tick Register FSR ConformancePerformance Control Register PCR ASR Version VER RegisterAncillary State Registers ASRs 1shows the values for the VER register for SPARC64OVF OvroPerformance Instrumentation Counter PIC Register ASR Accessibility as described above impl. dep. #250Registers Referenced Through ASIs Dispatch Control Register DCR ASRPM70 VM70Data Watchpoint Registers Floating-Point Deferred-Trap Queue FQIU Deferred-Trap Queue Instruction Trap RegisterInstruction Execution InstructionsData Prefetch Instruction Prefetch Syncing Instructions 1SPARC64 V Syncing Instructions2Instruction Fields Specific to SPARC64 Instruction Formats and FieldsYes Call and Jmpl Instructions Instruction CategoriesControl-Transfer Instructions CTIs Control transfer CTIFloating-Point Operate FPop Instructions Implementation-Dependent InstructionsProcessor Pipeline Instruction Fetch StagesBrhis Issue Stages Execution StagesExecution Stages for Cache Access Completion StagesProcessor States, Normal and Special Traps TrapsPlease refer to .1 of Commonality REDstate Trap Table ErrorstateREDstate REDstate Execution EnvironmentDeferred Traps Reset TrapsTrap Categories Uses of the Trap CategoriesPIL Control Trap ControlTrap-Table Entry Addresses Trap Type TTDetails of Supported Traps Trap ProcessingException and Interrupt Descriptions Sparc JPS1 Implementation-Dependent TrapsPage Memory Models Sparc V9 Memory Model onSparc V9 Memory Model Mode ControlOverview Synchronizing Instruction and Data MemoryRelease 1.0, 1 July Memory Models Page Instruction Definitions SPARC64 V Extensions Table A-1Implementation-Specific InstructionsPage Block Load and Store Instructions VIS Invalid Valid Call and Link Implementation-Dependent InstructionsFloating-Point Multiply-Add/Subtract FormatPage Non-Trapping aexc When FSR.NS = Non-Trapping cexc When FSR.NS =Operation, and inexact, respectively Exceptions fpdisabled Jump and LinkLoad Quadword, Atomic Physical Format 3 LddaMemory Barrier Order Constraints Imposed by mmask Bits Bits in the cmask FieldPrefetch Data Partial Store VIS01816 Table A-7describes prefetch variants implemented in SPARC64 Read State RegisterTable A-7Prefetch Variants Deprecated Instructions Write State RegisterStore Barrier Page Ieee Std 754-1985 Requirements for Floating-Point Nonstandard ModeTraps Inhibiting Results Fpexceptionother Exception ftt=unfinishedFPop Generates an unfinishedFPop exception Denormalized number, eres is less than zeroUnfinishedFPop Boundary Conditions Pessimistic Zero Table B-2unfinishedFPop Boundary ConditionsTable B-3Conditions for a Pessimistic Zero Operation Under FSR.NS =Pessimistic Overflow Table B-4Pessimistic Overflow ConditionsFloating-Point Exceptional Conditions and Results UnfinishedFPop4Nonarithmetic Operations Under FSR.NS = Yes and op2 Nv, dNaNPage Definition of an Implementation Dependency Implementation DependenciesPlease refer to Section C.1 of Commonality List of Implementation Dependencies Hardware CharacteristicsImplementation Dependency Categories Please refer to Section C.2 of CommonalityTable C-1SPARC64 V Implementation Dependencies Errorstate processor state Reset trapEntering errorstate on implementation-dependent errors Deferred trapsFlush instruction Data access FPU trapClean windows trap Floating-point underflow detectionIMPDEPn instructions SIRenable control flagMMU disabled prefetch behavior Unimplemented LDD trapCoherence and atomicity of memory operations Implicit ASI when TLUnimplemented values for PSTATE.MM Implementation-dependent memory modelTable C-1SPARC64 V Implementation Dependencies 7 Table C-1SPARC64 V Implementation Dependencies 8 Table C-1SPARC64 V Implementation Dependencies 9 Table C-1SPARC64 V Implementation Dependencies 10 257 255256 258Formal Specification of the Memory Models Please refer to Appendix D of CommonalityPage Opcode Maps Instruction65Page Memory Management Unit Virtual Address TranslationTranslation Table Entry TTE Table F-1Organization of SPARC64 V TLBsRelease 1.0, 1 July Chapter F Memory Management Unit TSB Pointer Formation TSB OrganizationTSB Pointer Formation Faults and Traps TLB miss 64 16-67Instructionaccessexception Reset, Disable, and REDstate Behavior Internal Registers and ASI operations Accessing MMU RegistersAccess Modes Supervisor read/write Asimcntl Memory Control RegisterRMD 10.4 I/D TLB Data In, Data Access, and Tag Read RegistersTable F-3MCNTL Field Description JPS1TSBPPage Table F-4MMU TLB Data Access Address Assignment TLB#MMU TLB Tag Access Register Kbyte page entry10.7 I/D TSB Extension Registers 10.9 I/D Synchronous Fault Status Registers I-SFSR, D-SFSRMMU I/D Synchronous Fault Status Registers I-SFSR, D-SFSR TSB Base RegistersTable F-5I-SFSRBit Description EIDTable F-6describes the field encoding for ISFSR.FT FT60 Error DescriptionSFSRBit Description Isfsr Update Policy Table F-8D-SFSRBit Description 1Table F-8D-SFSRBit Description 2 Table F-9defines the encoding of the FT60 field SFSRBit Description 3Dsfsr Update Policy MMU Synchronous Fault Status Register FT Fault Type FieldFresh fault or miss3 Kbytes Table F-10DSFSR Update PolicyMMU Bypass Table F-11Bypass Attribute Bits on SPARC64Automatic TLB Replacement Rule TLB Replacement PolicyRestriction of sTLB Entry Direct Replacement Page Assembly Language Syntax Please refer to Appendix G of CommonalityPage Software Considerations Please refer to Appendix H of CommonalityPage Extending the Sparc V9 Architecture Please refer to Appendix I of CommonalityPage Changes from Sparc V8 to Sparc Please refer to Appendix K of CommonalityPage Programming with the Memory Models Please refer to Appendix J of CommonalityPage SPARC64 V ASI Assignments Address Space IdentifiersSPARC64 V ASI Assignments 1 SPARC64 V ASI Assignments 2 TBDSpecial Memory Access ASIs SPARC64 V ASI Assignments 3Block Load and Store ASIs Partial Store ASIsInterface Definition Barrier Assist for Parallel ProcessingHigh-Speed Lbsy Read Mechanism High-Speed BST Write Mechanism ASI RegistersLbsy Control Register ASICLBSYR0, ASICLBSYR1 Bstw Control Register ASICBSTW0, ASICBSTW1 Bstw Busy Status Register AsicbstwbusyEF16 Last Barrier Synchronization Status Read ASILBSYR0Barrier State Write ASIBSTW0, ASIBSTW1 Read Write is ignoredCache Organization Cache TypesTable M-1L1I Cache Characteristics Level-1 Instruction Cache L1I CacheLevel-1 Data Cache L1D Cache Table M-2L1D Cache CharacteristicsTable M-3L2 Cache Characteristics Level-2 Unified Cache L2 CacheTable M-4Relationships Between Cache Coherency Protocols Cache Coherency ProtocolsCache Control/Status Instructions Table M-5L2 Cache Moesi StatesFlush Level-1 Instruction Cache ASIFLUSHL1ILevel-2 Cache Control Register ASIL2CTRL 3 L2 Diagnostics Tag ReadTable M-6ASIL2CTRL Register Bits 4 L2 Diagnostics Tag Read Registers ASIL2DIAGTAGREADREGPage Interrupt Handling Interrupt DispatchMembar Interrupt Receive Figure N-2is an example of the interrupt receive flowInterrupt Vector Dispatch Register Interrupt Global RegistersInterrupt-Related ASR Registers Interrupt Vector Dispatch Status RegisterPower-on Reset POR Reset, REDstate, and errorstateReset Types Appendix contains these sectionsExternally Initiated Reset XIR Watchdog Reset WDRSoftware-Initiated Reset SIR REDstate and errorstate Figure O-1illustrates the processor state transition diagramPA = 000007FFF000000016 Integer registers Processor State after Reset and in REDstateCPU Fatal Error state Floating Point registersTBA6315 Mask dependentASI Register State After Reset and in REDstate 1 Table O-2ASR State after Reset and in REDstateCounter ASI Register State After Reset and in REDstate 2 OthersASI Register State After Reset and in REDstate 3 Operating Status Register Opsr 11011 UnchangedFirmware Initialization Sequence Hardware Power-On Reset SequenceTo be defined later Page Error Classification Error HandlingFatal Error Urgent Error Errorstate Transition ErrorInstruction-Obstructing Error Urgent Error Independent of Instruction Execution Traps for Urgent Errors Restrainable ErrorCorrectable Error CE, corrected by hardware Following registers are related to the error handling Action and Error ControlRegisters Related to Error Handling Table P-1Registers Related to Error HandlingTable P-2summarizes what happens when an error is detected Summary of Actions Upon Error DetectionTable P-2Action Upon Detection of an Error 1 Ideal specification Table P-2Action Upon Detection of an Error 2Deviation in SPARC64 Table P-2Action Upon Detection of an Error Error Marking for Cacheable Data Error Error Marking for Cacheable DataTable P-3Syndrome for Data Marked for Error Format of Error-Marking DataTable P-4Format of Error-Marked Data Table P-6shows the Errormarkid set by the CPU Table P-5ERRORMARKID Bit DescriptionDifference Between Error Marking on SPARC64 IV Table P-7Error Marking on SPARC64 IV and SPARC64Table P-8 Asieidr Bit Description Control of Error Action AsierrorcontrolValue in ASIERRORCONTROL, as defined in Table P-9 RteueWeaked Ugehandler4C16 Fatal Error and errorstate Transition ErrorTable P-10Format of Asistchgerrorinfo Bit Description Always 0 EeotherTypes of errorstate Transition Errors Fatal Error TypesCurrent SPARC64 V implementation Ideal specification not implemented Urgent ErrorTable P-11ASIUGESR Bit Description 1 Table P-11ASIUGESR Bit Description 2 Table P-11ASIUGESR Bit Description 3 Table P-11ASIUGESR Bit Description 4 Action of asyncdataerror ADE TrapConditions that cause ADE trap Instend Priv Mugedae Mugeiae MugeiugeFollowing actions are executed in this order Set the specific register settingFollowing three sets of registers are updated State transitionUpon completion of a Retry or Done instruction Update of ASIUGESR, as shown in Table P-13Instruction End-Method at ADE Trap InstendExpected Software Handling of ADE Trap Void ExpectedsoftwarehandlingofADEtrap Data Access Errors Instruction Access ErrorsSee Appendix F, Memory Management Unit, for details Restrainable Errors Asiasyncfaultstatus AsiafsrDGL1$U2$STLB CeincomedUERAWL2$INSD UedstbetoUERAWL2$FILL Implementation Deviation SPARC64 V setsContents WAYASIASYNCFAULTADDRU2 register is described in Table P-17 SyndromeExpected Software Handling of Restrainable Errors Contents of PABIT423Page Table P-18shows error handling for most registers Handling of Internal Register ErrorsRegister Error Handling Excluding ASRs and ASI Registers Terminology used in Table P-18is defined as followsTable P-19ASR Error Handling ASR Error HandlingTable P-19shows the handling of ASR errors ADE trap, WTerminology used in Table P-20is defined as follows ASI Register Error HandlingError Protect Parity AlwaysError Detect Condition Error Type CorrectionTable P-20shows the handling of ASI register errors Table P-20Handling of ASI Register ErrorsTable P-20Handling of ASI Register Errors SPARC64 V Implementation and the Ideal Specification Cache Error HandlingHandling of a Cache Tag Error Error in D1 Cache Tag and I1 Cache TagError in U2 Unified Level 2 Cache Tag Handling of a D1 Cache Data Error Handling of an I1 Cache Data ErrorCorrectable Error in D1 Cache Data Marked Uncorrectable Error in D1 Cache Data Marked Uncorrectable Error in U2 Cache Data Handling of a U2 Cache Data ErrorCorrectable Error in U2 Cache Data Raw Uncorrectable Error in U2 Cache DataWay Reduction Condition Automatic Way Reduction of I1 Cache, D1 Cache, and U2 CacheI1 Cache Way Reduction D1 Cache Way Reduction U2 Cache Way ReductionError in TLB Entry Detected on Ldxa Instruction Access TLB Error HandlingHandling of TLB Entry Errors Table P-22Error Protection and Detection of TLB EntriesAutomatic Way Reduction of sTLB Handling of Extended UPA Data Bus Error Handling of Extended UPA Bus Interface ErrorHandling of Extended UPA Address Bus Error STLB Way ReductionCorrectable Error on Extended UPA Data Bus UE in Outgoing Data to Extended UPA Data Bus Page Sample Pseudocodes Performance InstrumentationPerformance Monitor Overview Counter Clear/SetCounter Event Selection and Start Counter Stop and ReadPerformance Monitor Description Table Q-1Events and Encoding of Performance MonitorInstruction Statistics Events and Encoding of Performance MonitorInstruction Count instructioncounts Counts the committed Floating Multiply-and-Add instructionsTrap-Related Statistics Counts the occurrences of instruction uTLB misses MMU Event CountersCounts the occurrences of Tcc instructions Counts the occurrences of data uTLB missesCounts the occurrences of D1 cache misses Cache Event CountersCounts the occurrences of I1 cache misses Counts the total latency of I1 cache missesCounts the occurrences of L2 cache miss by demand access Counts L2 cache references by demand read accessCounts the number of Scpireq packets received UPA Event CountersCounts the number of Sinvreq packets received Counts the number of Scpbreq packets receivedMiscellaneous Counters Barrier-Assist ASI Read Count asirdbarPage Table R-1shows the mapping of the CPU’s UPA port slave area UPA Programmer’s ModelMapping of the CPU’s UPA Port Slave Area Table R-1CPU’s UPA Port Slave Area MappingUPA PortID Register Table R-2UPA PortID Register FieldsUPA PortID Register Fields UPA Config RegisterTable R-3UPA Config Register Description UpacapUPA Config Register Description MID PconUPCCAP2 UpccapPage Summary of Differences between SPARC64 V and UltraSPARC-III SPARC64 V and UltraSPARC-III Differences 1Table T-1SPARC64 V and UltraSPARC-III Differences 2 UPATable T-1SPARC64 V and UltraSPARC-III Differences 3 SfsrPage General References BibliographyPlease refer to Bibliography in Commonality Page Index AugePage ASIINTRW133 Page Error detection action155 DAEDGL1$L2$STLB error194 DGL1$U2$STLB error195 On Jmpl instruction error53 update during MMU trap90 DmmuECCerror exception46, 153, 155 Persistence38Statistics monitoring206-207 FQ17 FSRImmu Update during MMU trap90 IsfsrLddfa instruction80 PSO41 RMO41OBP Release 1.0, 1 July Chapter Index PTE Release 1.0, 1 July Chapter Index Page TLB Way reduction194 uDTLB10, 85 UITLB10, 85, 90 uncorrectable error152UnimplementedFPop floating-point trap type70