Fujitsu Fujitsu SPARC64 V manual Table F-8D-SFSRBit Description 2, Eid

Models: Fujitsu SPARC64 V

1 255
Download 255 pages 53.5 Kb
Page 112
Image 112

TABLE F-8D-SFSRBit Description (2 of 3)

Bits

Field Name

RW

Description

 

 

 

 

 

 

Data <46>

MK

R/W

Marked UE. On SPARC64 V, all uncorrectable errors are reported as

 

 

 

marked, so this bit is always set whenever DSFSR.UE = 1.

 

 

 

See Section P.2.4 for details.

 

Data <45:32>

EID

R/W

Error-mark ID. Valid for a marked UE.

 

 

 

See Section P.2.4 for details about ERROR_MARK_ID.

Data <31>

UE

R/W

Operand access error status. Uncorrectable error. When UE = 1, it signifies

 

 

 

an occurrence of an uncorrectable error in an operand fetch reference. Valid

 

 

 

only for a data_access_error exception.

Data - <30:29>

UPA<1:0>

R/W

UPA error status. Either a bus error response (UPA<1>) or a timeout

 

 

 

response (UPA<0>) has been received from an operand fetch transaction

 

 

 

from UPA. Valid only for a data_access_error exception.

Data <27:26>

mDTLB<1:0> R/W

mDTLB error status. Either a multiple-hit status (mDTLB<1>) or a parity

 

 

 

error status (mDTLB<0>) has been encountered upon a mDTLB lookup.

 

 

 

Valid only for a data_access_error exception.

Data <25>

NC

R/W

Noncacheable reference. The reference that invoked an exception is a non-

 

 

 

cacheable reference. This field indicates that the faulty reference is a non-

 

 

 

cacheable operand access. Valid only for an data_access_error exception

 

 

 

caused by DSFSR.UE or DSFSR.UPA. For other causes of the trap, the

 

 

 

value is unknown.

 

 

Data <24>

NF

R/W

Nonfaulting load. The instruction which generated the exception was a

 

 

 

nonfaulting load instruction.

Data <23:16>

ASI<7:0>

R/W

ASI. The 8-bit address space identifier applied to the reference that has

 

 

 

invoked an exception. This field is valid for the exception in which the

 

 

 

DSFSR.FV bit is set. When the reference does not specify an ASI, the

 

 

 

reference is regarded as with an implicit ASI and a recorded ASI is as

 

 

 

follows:

 

 

 

 

 

TL =

0, PSTATE.CLE

= 0

8016 (ASI_PRIMARY)

 

 

 

TL =

0, PSTATE.CLE

= 1

8816 (ASI_PRIMARY_LITTLE)

 

 

 

TL >

0, PSTATE.CLE

= 0

0416 (ASI_NUCLEUS)

 

 

 

TL >

0, PSTATE.CLE

= 1

0C16 (ASI_NUCLEUS_LITTLE)

Data <15>

TM

R/W

Translation miss. When TM = 1, it signifies an occurrence of a mDTLB miss

 

 

 

upon an operand reference.

 

Data <13:7>

FT<6:0>

R/W

Fault type. Saves and indicates an exact condition that caused the recorded

 

 

 

exception. The encoding of this field is described in TABLE F-9.

Data <6>

E

R/W

Side-effect page. Associated with faulting data access. The reference is mapped to

 

 

 

the translation with an E bit set, or the ASI for the reference was either 01516 or

01D16. Valid only for an data_access_error exception caused by DSFSR.UE or DSFSR.UPA. For other causes of the trap, the value is unknown.

Release 1.0, 1 July 2002

F. Chapter F Memory Management Unit 101

Page 112
Image 112
Fujitsu Fujitsu SPARC64 V manual Table F-8D-SFSRBit Description 2, Eid