Manuals / LSI / Computer Equipment / Computer Hardware

LSI 53C810A Load and Store Instructions, Read/Write System Memory from a Scripts Instruction

Models: 53C810A

1 238

Download 238 pages 36.16 Kb

Page 179

6.7.4 Read/Write System Memory from a SCRIPTS Instruction

By using the Memory Move instruction, single or multiple register values may be transferred to or from system memory.

Because the LSI53C810A responds to addresses as deﬁned in the Base Address Zero (I/O) or Base Address One (Memory) registers, it can be accessed during a Memory Move operation if the source or destination address decodes to within the chip’s register space. If this occurs, the register indicated by the lower seven bits of the address is taken to be the data source or destination. In this way, register values are saved to system memory and later restored, and SCRIPTS can make decisions based on data values in system memory.

The SCSI First Byte Received (SFBR) is not writable using the CPU, and therefore not by a Memory Move. However, it can be loaded using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, ﬁrst move the btye to an intermediate LSI53C810A register (for example, a SCRATCH register), and then to the SFBR.

The same address alignment restrictions apply to register access operations as to normal memory-to-memory transfers.

6.8 Load and Store Instructions

The Load and Store instruction provide a more efﬁcient way to move data from/to memory to/from an internal register in the chip without using the normal memory move instruction.

The load and store instructions are represented by two Dword opcodes. The ﬁrst Dword contains the DMA Command (DCMD) and DMA Byte Counter (DBC) register values. The second Dword contains the DMA SCRIPTS Pointer Save (DSPS) value. This is either the actual memory location of where to Load and Store, or the offset from the Data Structure Address (DSA), depending on the value of bit 28 (DSA Relative).

A maximum of 4 bytes may be moved with these instructions. The register address and memory address must have the same byte alignment, and the count set such that it does not cross Dword boundaries. The destination memory address in the Store instruction and the source address in the Load instruction may not map back to the

Load and Store Instructions

6-39

Image 179

LSI 53C810A technical manual Load and Store Instructions, Read/Write System Memory from a Scripts Instruction

Contents

R c h 2 0 0 Technical ManualTrademark Acknowledgment Organization AudienceAnsi Revision Record PCI Special Interest GroupConventions Used in This Manual ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology Scsi Performance LSI53C810A Beneﬁts SummaryEase of Use PCI PerformanceIntegration Reliability FlexibilityTestability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Scsi Core Chapter Functional DescriptionDMA Core Scripts ProcessorPrefetching Scripts Instructions Sdms Software The Total Scsi SolutionOpcode Fetch Burst Capability PCI Cache Mode2 3.3 V/5 V PCI Interface Loopback ModeParity Options Load and Store InstructionsBIt Name Location Description Bits Used for Parity Control and ObservationScsi Parity Control Scsi Parity Errors and InterruptsData Paths DMA FifoAsynchronous Scsi Receive Asynchronous Scsi SendSynchronous Scsi Send LSI53C810A Host Interface Data Paths Synchronous Scsi ReceiveSelect/Reselect During Selection/Reselection Scsi Bus InterfaceTerminator Networks Active or Regulated Termination SCNTL3 Register, Bits 64 SCF20 Synchronous OperationDetermining the Data Transfer Rate Achieving Optimal Scsi Send Rates SCNTL3 Register, Bits 20 CCF20Sxfer Register, Bits 75 TP20 Polling and Hardware Interrupts Interrupt HandlingRegisters Interrupt Handling Masking Fatal vs. Nonfatal InterruptsStacked Interrupts Halting in an Orderly Fashion Read Interrupt Status Istat Sample Interrupt Service RoutineFunctional Description 1 Conﬁguration Space PCI Addressing2.2 I/O Write Command PCI Bus Commands and Functions Supported2.1 I/O Read Command Support for PCI Cache Line Size Register Mmov Misalignment Selection of Cache Line SizeAlignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands Conﬁguration Registers PCI Bus Commands and Encoding TypesPCI Conﬁguration Register Map Register EMS EperWIE EBMSSE EISEnable I/O Space0Status Read/Write DPEDPRData Parity Reported8 RTARID Register 0x08Register 0x09 Cache Line Size Read/Write Latency Timer Read/Write LTLatency Timer70Register 0x0C Register 0x0DBarz Register 0x0ERegister 0x10 Register 0x14Interrupt Pin Read Only IPInterrupt Pin70 Register 0x3CRegister 0x3D Interrupt Line Read/Write ILInterrupt Line70MaxLat Read Only MLMaxLat70 Register 0x3ERegister 0x3F MinGnt Read Only MGMinGnt70PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Power and Ground Signals Signals are assigned a type. There are four signal typesFunctional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data SignalsInterface Control Signals Interface Control SignalsError Reporting Signals Arbitration SignalsError Reporting Signals Arbitration SignalsScsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface SignalsMAC Signal Descriptions Chapter Operating Registers Scsi Control Zero SCNTL0 Read/Write Register 0x00Full Arbitration, Selection/Reselection ARB10 Arbitration Mode Bits 1Simple Arbitration Watn Select with SATN/ on a Start Sequence4 StartStart Sequence TRG EPCAAP DHP Register 0x01EXC ADBIarb CONRST AespSSTStart Scsi Transfer0 SDU Register 0x02Register 0x03 Reserved CCF20 Clock Conversion Factor SRE Register 0x04RRE TP20 Scsi Synchronous Transfer Period75 Register 0x05Reserved ENC20 Encoded LSI53C810A Chip Scsi ID Scsi Transfer Sxfer Read/WriteTP2 TP1 TP0 Xferp Sclk SCNTL3 Reserved MO30 Max Scsi Synchronous OffsetReserved ENC20 Encoded destination Scsi ID Register 0x06Scsi Synchronous Offset Values Scsi Destination ID Sdid Read/WriteReserved GPIO10 General Purpose Register 0x07General Purpose Gpreg Read/Write Scsi First Byte Received Sfbr Read/Write SEL REQACK BSYScsi Valid Bit Register 0x0A 0x8AScsi Selector ID Ssid Read Only VALRegister 0x0C 0x8C Register 0x0B 0x8BSSI DFEMdpe AbrtORF Register 0x0D 0x8DIID ILFWOA OLFAIP LOASdpl Latched Scsi Parity3 Register 0x0E 0x8EScsi Status One SSTAT1 Read Only FF30 Fifo FlagsLdsc Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ SignalRegister 0x0F 0x8F Scsi Status Two SSTAT2 Read OnlyDSA Registers 0x10-0x13SEM SrstSigp Sipscsi Interrupt Pending1 IntfInterrupt-on-the-Fly FMTByte Empty in DMA FIFO70 Register 0x18Dipdma Interrupt Pending0 Chip Test Zero CTEST0 Read/WriteDdir Register 0x19Register 0x1A 0x9A Dack CIOTeop DreqCLF Register 0x1B 0x9BFLF DMA Fifo Dfifo Registers 0x1C-0x1F 0x9C-0x9FRegister 0x20 0xA0 TempBdis Burst DisableRegister 0x21 0xA1 Chip Test Four CTEST4 Read/WriteSrtm ZmodZSD Bbck Register 0x22 0xA2Adck Dfdma FIFO70 Register 0x23 0xA3Masr Chip Test Six CTEST6 Read/WriteDMA Byte Counter 230 Registers 0x24-0x26 0xA4-0xA6DMA Byte Counter DBC Read/Write DBCDnad Register 0x27 0xA7Registers 0x28-0x2B 0xA8-0xAB Registers 0x2C-0x2F 0xAC-0xAFDMA Scripts Pointer Save 310 Registers 0x30-0x33 0xB0-0xB3DMA Scripts Pointer Save Dsps Read/Write DspsScratcha Registers 0x34-0x37 0xB4-0xB7Register 0x38 0xB8 Siom Source I/O Memory EnableDestination I/O Memory Enable ERLEnable Read Line3MANManual Start Mode0 Burst Opcode Fetch EnableErmp BOFSIR Register 0x39 0xB9Register 0x3B 0xBB Register 0x3A 0xBAIrqd SSMIrqm STDAdder Register 0x3C-0x3F 0xBC-0xBFCOM Adder Sum Output Adder Read OnlySGE Register 0x40 0xC0CMP RSLPAR Scsi Reset ConditionUDC Unexpected DisconnectHTH Register 0x41 0xC1STO GENCMPFunction Complete6 Initiator Mode Phase Mismatch Target Mode SATN/ ActiveRegister 0x42 0xC2 Scsi Interrupt Status Zero SIST0 Read OnlyTransfer Sxfer register Scsi Interrupt Status One SIST1 Read Only Parity ErrorRegister 0x43 0xC3 Scsi RST/ ReceivedSlpar Scsi Longitudinal Parity70 Handshake-to-Handshake Timer ExpiredRegister 0x44 0xC4 Scsi Longitudinal Parity Slpar Read/WriteTYP30 Chip Type Memory Access Control Macntl Read/WriteRegister 0x46 0xC6 Pscpt Register 0x47 0xC7DWR DRDGPIO0EN Scsi Timer Zero STIME0 Read/WriteHTH30 Handshake-to-Handshake Timer Period Register 0x48 0xC8SELSelection Time-Out30 Scsi Timer One STIME1 Read/WriteReserved GEN30 General Purpose Timer Period Register 0x49 0xC9Response ID Respid Read/Write Respid Response ID70 Register 0x4A 0xCAART Register 0x4C 0xCCSsaid SLTSiso Register 0x4D 0xCDSclk SLB Register 0x4E 0xCESCE ROFLOW Register 0x4F 0xCFEXT TTM STRHSC DSISidlscsi Input Data Latch150 Register 0x50 0xD0Stwscsi Fifo Test Write0 Scsi Input Data Latch Sidl Read OnlyRegisters 0x58 0xD8 Registers 0x54 0xD4Chapter Instruction Set Processor Low Level Register Interface ModeScsi Scripts Scripts Instructions Sample OperationInstruction Set of the I/O Processor Scripts Overview Block Move InstructionsDirect Addressing First DwordIT10 Instruction Type Block Move 3130 Indirect Addressing Table Indirect Addressing TIABlock Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 Start Address 310 Second DwordTC230 Transfer Counter230 IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927 I/O InstructionDisconnect Instruction Reselect InstructionSet Instruction Wait Select InstructionI/O Instruction Register Select Instruction Clear InstructionWait Reselect Instruction Wait Disconnect InstructionTITable Indirect Mode25 Relative Addressing ModeRelative DirectTable Indirect Endid SAStart Address310 Set/Clear SackSet/Clear Satn Read-Modify-Write Cycles Read/Write InstructionsMove To/From Sfbr Cycles Read/Write Register Instruction Byte Received Sfbr Read/Write InstructionsTransfer Control Instructions Call Instruction Jump InstructionReturn Instruction Instruction Type Transfer Control Interrupt on-the-Fly Instruction Interrupt InstructionJump/Call a Relative Address RARelative Addressing Mode23Jump/Call an Absolute Address Jump If True/False JMPDCM WVPJump Address 310 Memory Move Instructions Memory to Memory Move Instruction Temp Register 310 Third DwordNo Flush TC230 Transfer CountRead/Write System Memory from a Scripts Instruction Load and Store InstructionsReserved 2726 No Flush Store instruction only IT20 Instruction Type 3129DSA Relative Memory/IO Address / DSA Offset 310 This bit has no effect unless the Prefetch Enable bitDMA Control Dcntl register is set. For information on Scripts instruction prefetching, see , FuncLoad and Store Instruction Format DC Characteristics Chapter Electrical CharacteristicsOperating Conditions Absolute Maximum Stress RatingsInput Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Scsi Signals-SD70/, SDP/, SREQ/, SackScsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Capacitance Output Signals-MAC/TESTOUT, REQOutput Signal-IRQ DEVSEL/, STOP/, PERR/, PAR 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER Pqfp 12 TolerANT Technology Electrical CharacteristicsRise and Fall Time Test Conditions Input Current as a Function of Input Voltage Clock Timing AC CharacteristicsInterrupt Output 14 Reset Input TimingReset Input Initiator Timing PCI Interface Timing DiagramsTarget Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Timing PCI Interface Timing17 Initiator Asynchronous Send 5 Mbytes/s Scsi Timings20 Initiator Asynchronous Receive 18 Initiator Asynchronous Receive 5 Mbytes/s21 Target Asynchronous Send 19 Target Asynchronous Send 5 Mbytes/s22 Target Asynchronous Receive 20 Target Asynchronous Receive 5 Mbytes/s21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Numerics SymbolsIX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Excellent Good Average Fair Reader’s CommentsCalifornia Distributors by StateNew York Direct Sales Representatives by State Component and Boards International Sales Ofﬁces and Design Resource CentersInternational Distributors