PCI Addressing, 1 Conﬁguration Space | LSI 53C810A specs

Chapter 3

PCI Functional

Description

Chapter 3 is divided into the following sections:

∙Section 3.1, “PCI Addressing”

∙Section 3.2, “PCI Cache Mode”

∙Section 3.3, “Conﬁguration Registers”

3.1PCI Addressing

There are three types of PCI-deﬁned address space:

∙Conﬁguration space

∙Memory space

∙I/O space

3.1.1Conﬁguration Space

Conﬁguration space is a contiguous 256-byte set of addresses dedicated to each “slot” or “stub” on the bus. Decoding C_BE/[3:0] determines if a PCI cycle is intended to access the conﬁguration register space. The IDSEL bus signal is a chip select that allows access to the conﬁguration register space only. Any attempt to access conﬁguration space is ignored unless IDSEL is asserted. The eight lower order address lines and byte enables select a speciﬁc 8-bit register. The host processor uses this conﬁguration space to initialize the LSI53C810A.

The lower 128 bytes of the LSI53C810A conﬁguration space hold system parameters while the upper 128 bytes map into the LSI53C810A operating registers. For all PCI cycles except conﬁguration cycles, the LSI53C810A registers are located on the 256-byte block boundary deﬁned by the base address assigned through the conﬁgured register.

LSI53C810A PCI to SCSI I/O Processor

3-1

Image 43

LSI 53C810A technical manual PCI Addressing, 1 Conﬁguration Space

Contents

R c h 2 0 0 Technical Manual Trademark Acknowledgment Organization Audience Ansi Conventions Used in This Manual PCI Special Interest GroupRevision Record ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology Scsi Performance LSI53C810A Beneﬁts Summary Integration PCI PerformanceEase of Use Reliability Flexibility Testability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Scsi Core Chapter Functional Description DMA Core Scripts Processor Prefetching Scripts Instructions Sdms Software The Total Scsi Solution Opcode Fetch Burst Capability PCI Cache Mode 2 3.3 V/5 V PCI Interface Loopback ModeParity Options Load and Store Instructions BIt Name Location Description Bits Used for Parity Control and Observation Scsi Parity Control Scsi Parity Errors and Interrupts Data Paths DMA Fifo Synchronous Scsi Send Asynchronous Scsi SendAsynchronous Scsi Receive LSI53C810A Host Interface Data Paths Synchronous Scsi Receive Terminator Networks Scsi Bus InterfaceSelect/Reselect During Selection/Reselection Active or Regulated Termination Determining the Data Transfer Rate Synchronous OperationSCNTL3 Register, Bits 64 SCF20 Sxfer Register, Bits 75 TP20 SCNTL3 Register, Bits 20 CCF20Achieving Optimal Scsi Send Rates Polling and Hardware Interrupts Interrupt Handling Registers Interrupt Handling Masking Fatal vs. Nonfatal Interrupts Stacked Interrupts Halting in an Orderly Fashion Read Interrupt Status Istat Sample Interrupt Service Routine Functional Description 1 Conﬁguration Space PCI Addressing 2.1 I/O Read Command PCI Bus Commands and Functions Supported2.2 I/O Write Command Support for PCI Cache Line Size Register Alignment Selection of Cache Line SizeMmov Misalignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands Conﬁguration Registers PCI Bus Commands and Encoding Types PCI Conﬁguration Register Map Register EMS EperWIE EBM SSE EISEnable I/O Space0Status Read/Write DPE DPRData Parity Reported8 RTA Register 0x09 Register 0x08RID Cache Line Size Read/Write Latency Timer Read/Write LTLatency Timer70Register 0x0C Register 0x0D Barz Register 0x0ERegister 0x10 Register 0x14 Interrupt Pin Read Only IPInterrupt Pin70 Register 0x3CRegister 0x3D Interrupt Line Read/Write ILInterrupt Line70 MaxLat Read Only MLMaxLat70 Register 0x3ERegister 0x3F MinGnt Read Only MGMinGnt70 PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Power and Ground Signals Signals are assigned a type. There are four signal types Functional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data Signals Interface Control Signals Interface Control Signals Error Reporting Signals Arbitration SignalsError Reporting Signals Arbitration Signals Scsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface Signals MAC Signal Descriptions Chapter Operating Registers Scsi Control Zero SCNTL0 Read/Write Register 0x00 Simple Arbitration ARB10 Arbitration Mode Bits 1Full Arbitration, Selection/Reselection Start Sequence StartWatn Select with SATN/ on a Start Sequence4 AAP EPCTRG DHP Register 0x01EXC ADB Iarb CONRST Aesp SSTStart Scsi Transfer0 Register 0x03 Register 0x02SDU Reserved CCF20 Clock Conversion Factor RRE Register 0x04SRE TP20 Scsi Synchronous Transfer Period75 Register 0x05Reserved ENC20 Encoded LSI53C810A Chip Scsi ID Scsi Transfer Sxfer Read/Write TP2 TP1 TP0 Xferp Sclk SCNTL3 Reserved MO30 Max Scsi Synchronous Offset Reserved ENC20 Encoded destination Scsi ID Register 0x06Scsi Synchronous Offset Values Scsi Destination ID Sdid Read/Write General Purpose Gpreg Read/Write Register 0x07Reserved GPIO10 General Purpose Scsi First Byte Received Sfbr Read/Write SEL REQACK BSY Scsi Valid Bit Register 0x0A 0x8AScsi Selector ID Ssid Read Only VAL Register 0x0C 0x8C Register 0x0B 0x8B SSI DFEMdpe Abrt ORF Register 0x0D 0x8DIID ILF WOA OLFAIP LOA Sdpl Latched Scsi Parity3 Register 0x0E 0x8EScsi Status One SSTAT1 Read Only FF30 Fifo Flags Ldsc Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ SignalRegister 0x0F 0x8F Scsi Status Two SSTAT2 Read Only DSA Registers 0x10-0x13 Sigp SrstSEM Interrupt-on-the-Fly IntfSipscsi Interrupt Pending1 FMTByte Empty in DMA FIFO70 Register 0x18Dipdma Interrupt Pending0 Chip Test Zero CTEST0 Read/Write Register 0x1A 0x9A Register 0x19Ddir Dack CIOTeop Dreq FLF Register 0x1B 0x9BCLF DMA Fifo Dfifo Registers 0x1C-0x1F 0x9C-0x9FRegister 0x20 0xA0 Temp Bdis Burst DisableRegister 0x21 0xA1 Chip Test Four CTEST4 Read/Write ZSD ZmodSrtm Adck Register 0x22 0xA2Bbck Dfdma FIFO70 Register 0x23 0xA3Masr Chip Test Six CTEST6 Read/Write DMA Byte Counter 230 Registers 0x24-0x26 0xA4-0xA6DMA Byte Counter DBC Read/Write DBC Dnad Register 0x27 0xA7Registers 0x28-0x2B 0xA8-0xAB Registers 0x2C-0x2F 0xAC-0xAF DMA Scripts Pointer Save 310 Registers 0x30-0x33 0xB0-0xB3DMA Scripts Pointer Save Dsps Read/Write Dsps Register 0x38 0xB8 Registers 0x34-0x37 0xB4-0xB7Scratcha Siom Source I/O Memory EnableDestination I/O Memory Enable ERLEnable Read Line3 MANManual Start Mode0 Burst Opcode Fetch EnableErmp BOF SIR Register 0x39 0xB9 Register 0x3B 0xBB Register 0x3A 0xBA Irqd SSMIrqm STD Adder Register 0x3C-0x3F 0xBC-0xBFCOM Adder Sum Output Adder Read Only SGE Register 0x40 0xC0CMP RSL PAR Scsi Reset ConditionUDC Unexpected Disconnect HTH Register 0x41 0xC1STO GEN CMPFunction Complete6 Initiator Mode Phase Mismatch Target Mode SATN/ ActiveRegister 0x42 0xC2 Scsi Interrupt Status Zero SIST0 Read Only Transfer Sxfer register Scsi Interrupt Status One SIST1 Read Only Parity ErrorRegister 0x43 0xC3 Scsi RST/ Received Slpar Scsi Longitudinal Parity70 Handshake-to-Handshake Timer ExpiredRegister 0x44 0xC4 Scsi Longitudinal Parity Slpar Read/Write Register 0x46 0xC6 Memory Access Control Macntl Read/WriteTYP30 Chip Type Pscpt Register 0x47 0xC7DWR DRD GPIO0EN Scsi Timer Zero STIME0 Read/WriteHTH30 Handshake-to-Handshake Timer Period Register 0x48 0xC8 SELSelection Time-Out30 Scsi Timer One STIME1 Read/WriteReserved GEN30 General Purpose Timer Period Register 0x49 0xC9 Response ID Respid Read/Write Respid Response ID70 Register 0x4A 0xCA ART Register 0x4C 0xCCSsaid SLT Sclk Register 0x4D 0xCDSiso SLB Register 0x4E 0xCESCE ROF EXT Register 0x4F 0xCFLOW TTM STRHSC DSI Sidlscsi Input Data Latch150 Register 0x50 0xD0Stwscsi Fifo Test Write0 Scsi Input Data Latch Sidl Read Only Registers 0x58 0xD8 Registers 0x54 0xD4 Chapter Instruction Set Processor Low Level Register Interface Mode Scsi Scripts Scripts Instructions Sample Operation Instruction Set of the I/O Processor Scripts Overview Block Move Instructions IT10 Instruction Type Block Move 3130 Indirect Addressing First DwordDirect Addressing Table Indirect Addressing TIA Block Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 TC230 Transfer Counter230 Second DwordStart Address 310 IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927 I/O Instruction Disconnect Instruction Reselect Instruction Set Instruction Wait Select Instruction I/O Instruction Register Select Instruction Clear Instruction Wait Reselect Instruction Wait Disconnect Instruction TITable Indirect Mode25 Relative Addressing Mode Table Indirect DirectRelative Endid Set/Clear Satn Set/Clear SackSAStart Address310 Read-Modify-Write Cycles Read/Write Instructions Move To/From Sfbr Cycles Read/Write Register Instruction Byte Received Sfbr Read/Write Instructions Transfer Control Instructions Call Instruction Jump Instruction Return Instruction Instruction Type Transfer Control Interrupt on-the-Fly Instruction Interrupt Instruction Jump/Call an Absolute Address RARelative Addressing Mode23Jump/Call a Relative Address Jump If True/False JMP DCM WVP Jump Address 310 Memory Move Instructions Memory to Memory Move Instruction Temp Register 310 Third DwordNo Flush TC230 Transfer Count Read/Write System Memory from a Scripts Instruction Load and Store Instructions DSA Relative IT20 Instruction Type 3129Reserved 2726 No Flush Store instruction only Memory/IO Address / DSA Offset 310 This bit has no effect unless the Prefetch Enable bitDMA Control Dcntl register is set. For information on Scripts instruction prefetching, see , Func Load and Store Instruction Format DC Characteristics Chapter Electrical Characteristics Operating Conditions Absolute Maximum Stress Ratings Scsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Scsi Signals-SD70/, SDP/, SREQ/, SackInput Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Output Signal-IRQ Output Signals-MAC/TESTOUT, REQCapacitance DEVSEL/, STOP/, PERR/, PAR 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy 11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER Pqfp 12 TolerANT Technology Electrical Characteristics Rise and Fall Time Test Conditions Input Current as a Function of Input Voltage Clock Timing AC Characteristics Reset Input 14 Reset Input TimingInterrupt Output Target Timing PCI Interface Timing DiagramsInitiator Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Timing PCI Interface Timing 17 Initiator Asynchronous Send 5 Mbytes/s Scsi Timings 20 Initiator Asynchronous Receive 18 Initiator Asynchronous Receive 5 Mbytes/s 21 Target Asynchronous Send 19 Target Asynchronous Send 5 Mbytes/s 22 Target Asynchronous Receive 20 Target Asynchronous Receive 5 Mbytes/s 21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings 24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Numerics Symbols IX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Excellent Good Average Fair Reader’s Comments California Distributors by State New York Direct Sales Representatives by State Component and Boards International Sales Ofﬁces and Design Resource Centers International Distributors