Flexibility, Reliability | LSI 53C810A specification

∙Three programmable SCSI timers: Select/Reselect, Handshake-to-

Handshake, and General Purpose. The time-out period is programmable from 100 μs to greater than 1.6 seconds

∙SDMS software for complete PC-based operating system support

∙Support for relative jump

∙New SCSI Selected As ID (SSAID) bits for use when responding with multiple IDs

1.2.5Flexibility

The LSI53C810A provides:

∙High level programming interface (SCSI SCRIPTS)

∙Support for execution of tailored SCSI sequences from main system

RAM

∙Flexible programming interface to tune I/O performance or to adapt to unique SCSI devices

∙Flexibility to accommodate changes in the logical I/O interface deﬁnition

∙Low level access to all registers and all SCSI bus signals

∙Fetch, Master, and Memory Access control pins

∙Support for indirect fetching of DMA address and byte counts so that SCRIPTS can be placed in a PROM

∙Separate SCSI and system clocks

∙Selectable IRQ pin disable bit

∙Ability to route system clock to SCSI clock

1.2.6Reliability

Enhanced reliability features of the LSI53C810A include:

∙2 kV ESD protection on SCSI signals

∙Typical 300 mV SCSI bus hysteresis

∙Average operating supply current of 50 mA

∙Protection against bus reﬂections due to impedance mismatches

LSI53C810A Beneﬁts Summary

1-5

Image 17

LSI 53C810A technical manual Flexibility, Reliability

Contents

R c h 2 0 0 Technical Manual Trademark Acknowledgment Organization Audience Ansi Revision Record PCI Special Interest GroupConventions Used in This Manual ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology Scsi Performance LSI53C810A Beneﬁts Summary Ease of Use PCI PerformanceIntegration Reliability Flexibility Testability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Scsi Core Chapter Functional Description DMA Core Scripts Processor Prefetching Scripts Instructions Sdms Software The Total Scsi Solution Opcode Fetch Burst Capability PCI Cache Mode Parity Options Loopback ModeLoad and Store Instructions 2 3.3 V/5 V PCI Interface BIt Name Location Description Bits Used for Parity Control and Observation Scsi Parity Control Scsi Parity Errors and Interrupts Data Paths DMA Fifo Asynchronous Scsi Receive Asynchronous Scsi SendSynchronous Scsi Send LSI53C810A Host Interface Data Paths Synchronous Scsi Receive Select/Reselect During Selection/Reselection Scsi Bus InterfaceTerminator Networks Active or Regulated Termination SCNTL3 Register, Bits 64 SCF20 Synchronous OperationDetermining the Data Transfer Rate Achieving Optimal Scsi Send Rates SCNTL3 Register, Bits 20 CCF20Sxfer Register, Bits 75 TP20 Polling and Hardware Interrupts Interrupt Handling Registers Interrupt Handling Masking Fatal vs. Nonfatal Interrupts Stacked Interrupts Halting in an Orderly Fashion Read Interrupt Status Istat Sample Interrupt Service Routine Functional Description 1 Conﬁguration Space PCI Addressing 2.2 I/O Write Command PCI Bus Commands and Functions Supported2.1 I/O Read Command Support for PCI Cache Line Size Register Mmov Misalignment Selection of Cache Line SizeAlignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands Conﬁguration Registers PCI Bus Commands and Encoding Types PCI Conﬁguration Register Map Register WIE EperEBM EMS Status Read/Write EISEnable I/O Space0DPE SSE DPRData Parity Reported8 RTA RID Register 0x08Register 0x09 Register 0x0C Latency Timer Read/Write LTLatency Timer70Register 0x0D Cache Line Size Read/Write Register 0x10 Register 0x0ERegister 0x14 Barz Register 0x3D Register 0x3CInterrupt Line Read/Write ILInterrupt Line70 Interrupt Pin Read Only IPInterrupt Pin70 Register 0x3F Register 0x3EMinGnt Read Only MGMinGnt70 MaxLat Read Only MLMaxLat70 PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Power and Ground Signals Signals are assigned a type. There are four signal types Functional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data Signals Interface Control Signals Interface Control Signals Error Reporting Signals Arbitration SignalsArbitration Signals Error Reporting Signals Scsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface Signals MAC Signal Descriptions Chapter Operating Registers Scsi Control Zero SCNTL0 Read/Write Register 0x00 Full Arbitration, Selection/Reselection ARB10 Arbitration Mode Bits 1Simple Arbitration Watn Select with SATN/ on a Start Sequence4 StartStart Sequence TRG EPCAAP EXC Register 0x01ADB DHP RST CONAesp Iarb SSTStart Scsi Transfer0 SDU Register 0x02Register 0x03 Reserved CCF20 Clock Conversion Factor SRE Register 0x04RRE Reserved ENC20 Encoded LSI53C810A Chip Scsi ID Register 0x05Scsi Transfer Sxfer Read/Write TP20 Scsi Synchronous Transfer Period75 TP2 TP1 TP0 Xferp Sclk SCNTL3 Reserved MO30 Max Scsi Synchronous Offset Scsi Synchronous Offset Values Register 0x06Scsi Destination ID Sdid Read/Write Reserved ENC20 Encoded destination Scsi ID Reserved GPIO10 General Purpose Register 0x07General Purpose Gpreg Read/Write Scsi First Byte Received Sfbr Read/Write ACK REQBSY SEL Scsi Selector ID Ssid Read Only Register 0x0A 0x8AVAL Scsi Valid Bit Register 0x0C 0x8C Register 0x0B 0x8B Mdpe DFEAbrt SSI IID Register 0x0D 0x8DILF ORF AIP OLFLOA WOA Scsi Status One SSTAT1 Read Only Register 0x0E 0x8EFF30 Fifo Flags Sdpl Latched Scsi Parity3 Register 0x0F 0x8F Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ SignalScsi Status Two SSTAT2 Read Only Ldsc DSA Registers 0x10-0x13 SEM SrstSigp Sipscsi Interrupt Pending1 IntfInterrupt-on-the-Fly Dipdma Interrupt Pending0 Register 0x18Chip Test Zero CTEST0 Read/Write FMTByte Empty in DMA FIFO70 Ddir Register 0x19Register 0x1A 0x9A Teop CIODreq Dack CLF Register 0x1B 0x9BFLF Register 0x20 0xA0 Registers 0x1C-0x1F 0x9C-0x9FTemp DMA Fifo Dfifo Register 0x21 0xA1 Burst DisableChip Test Four CTEST4 Read/Write Bdis Srtm ZmodZSD Bbck Register 0x22 0xA2Adck Masr Register 0x23 0xA3Chip Test Six CTEST6 Read/Write Dfdma FIFO70 DMA Byte Counter DBC Read/Write Registers 0x24-0x26 0xA4-0xA6DBC DMA Byte Counter 230 Registers 0x28-0x2B 0xA8-0xAB Register 0x27 0xA7Registers 0x2C-0x2F 0xAC-0xAF Dnad DMA Scripts Pointer Save Dsps Read/Write Registers 0x30-0x33 0xB0-0xB3Dsps DMA Scripts Pointer Save 310 Scratcha Registers 0x34-0x37 0xB4-0xB7Register 0x38 0xB8 Destination I/O Memory Enable Source I/O Memory EnableERLEnable Read Line3 Siom Ermp Burst Opcode Fetch EnableBOF MANManual Start Mode0 SIR Register 0x39 0xB9 Register 0x3B 0xBB Register 0x3A 0xBA Irqm SSMSTD Irqd COM Register 0x3C-0x3F 0xBC-0xBFAdder Sum Output Adder Read Only Adder CMP Register 0x40 0xC0RSL SGE UDC Scsi Reset ConditionUnexpected Disconnect PAR STO Register 0x41 0xC1GEN HTH Register 0x42 0xC2 Initiator Mode Phase Mismatch Target Mode SATN/ ActiveScsi Interrupt Status Zero SIST0 Read Only CMPFunction Complete6 Transfer Sxfer register Register 0x43 0xC3 Parity ErrorScsi RST/ Received Scsi Interrupt Status One SIST1 Read Only Register 0x44 0xC4 Handshake-to-Handshake Timer ExpiredScsi Longitudinal Parity Slpar Read/Write Slpar Scsi Longitudinal Parity70 TYP30 Chip Type Memory Access Control Macntl Read/WriteRegister 0x46 0xC6 DWR Register 0x47 0xC7DRD Pscpt HTH30 Handshake-to-Handshake Timer Period Scsi Timer Zero STIME0 Read/WriteRegister 0x48 0xC8 GPIO0EN Reserved GEN30 General Purpose Timer Period Scsi Timer One STIME1 Read/WriteRegister 0x49 0xC9 SELSelection Time-Out30 Response ID Respid Read/Write Respid Response ID70 Register 0x4A 0xCA Ssaid Register 0x4C 0xCCSLT ART Siso Register 0x4D 0xCDSclk SCE Register 0x4E 0xCEROF SLB LOW Register 0x4F 0xCFEXT HSC STRDSI TTM Stwscsi Fifo Test Write0 Register 0x50 0xD0Scsi Input Data Latch Sidl Read Only Sidlscsi Input Data Latch150 Registers 0x58 0xD8 Registers 0x54 0xD4 Chapter Instruction Set Processor Low Level Register Interface Mode Scsi Scripts Scripts Instructions Sample Operation Instruction Set of the I/O Processor Scripts Overview Block Move Instructions Direct Addressing First DwordIT10 Instruction Type Block Move 3130 Indirect Addressing Table Indirect Addressing TIA Block Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 Start Address 310 Second DwordTC230 Transfer Counter230 IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927 I/O Instruction Disconnect Instruction Reselect Instruction Set Instruction Wait Select Instruction I/O Instruction Register Select Instruction Clear Instruction Wait Reselect Instruction Wait Disconnect Instruction TITable Indirect Mode25 Relative Addressing Mode Relative DirectTable Indirect Endid SAStart Address310 Set/Clear SackSet/Clear Satn Read-Modify-Write Cycles Read/Write Instructions Move To/From Sfbr Cycles Read/Write Register Instruction Byte Received Sfbr Read/Write Instructions Transfer Control Instructions Call Instruction Jump Instruction Return Instruction Instruction Type Transfer Control Interrupt on-the-Fly Instruction Interrupt Instruction Jump/Call a Relative Address RARelative Addressing Mode23Jump/Call an Absolute Address Jump If True/False JMP DCM WVP Jump Address 310 Memory Move Instructions Memory to Memory Move Instruction No Flush Third DwordTC230 Transfer Count Temp Register 310 Read/Write System Memory from a Scripts Instruction Load and Store Instructions Reserved 2726 No Flush Store instruction only IT20 Instruction Type 3129DSA Relative DMA Control Dcntl register is set. For information on This bit has no effect unless the Prefetch Enable bitScripts instruction prefetching, see , Func Memory/IO Address / DSA Offset 310 Load and Store Instruction Format DC Characteristics Chapter Electrical Characteristics Operating Conditions Absolute Maximum Stress Ratings Input Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Scsi Signals-SD70/, SDP/, SREQ/, SackScsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Capacitance Output Signals-MAC/TESTOUT, REQOutput Signal-IRQ DEVSEL/, STOP/, PERR/, PAR 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy 11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER Pqfp 12 TolerANT Technology Electrical Characteristics Rise and Fall Time Test Conditions Input Current as a Function of Input Voltage Clock Timing AC Characteristics Interrupt Output 14 Reset Input TimingReset Input Initiator Timing PCI Interface Timing DiagramsTarget Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Timing PCI Interface Timing 17 Initiator Asynchronous Send 5 Mbytes/s Scsi Timings 20 Initiator Asynchronous Receive 18 Initiator Asynchronous Receive 5 Mbytes/s 21 Target Asynchronous Send 19 Target Asynchronous Send 5 Mbytes/s 22 Target Asynchronous Receive 20 Target Asynchronous Receive 5 Mbytes/s 21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings 24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Numerics Symbols IX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Excellent Good Average Fair Reader’s Comments California Distributors by State New York Direct Sales Representatives by State Component and Boards International Sales Ofﬁces and Design Resource Centers International Distributors