Manuals / LSI / Computer Equipment / Computer Hardware

LSI 53C810A technical manual Rta, DPRData Parity Reported8

Models: 53C810A

1 238

Download 238 pages 36.16 Kb

Page 56

RTA	Received Target Abort (from Master)	12
	A master device should set this bit whenever its
	transaction is terminated with a target abort. All master
	devices should implement this bit.
R	Reserved	11
DT[1:0]	DEVSEL/ Timing	[10:9]
	These bits encode the timing of DEVSEL/.

0b00 Fast

0b01 Medium

0b10 Slow

0b11 Reserved

These bits are read only and should indicate the slowest time that a device asserts DEVSEL/ for any bus command except Conﬁguration Read and Conﬁguration Write. The LSI53C810A supports 0b01.

DPRData Parity Reported8

This bit is set when the following three conditions are met:

∙The bus agent asserted PERR/ itself or observed PERR/ asserted.

∙The agent setting this bit acted as the bus master for the operation in which the error occurred.

∙The Parity Error Response bit in the Command register is set.

R

Reserved

[7:0]

3-14	PCI Functional Description

Image 56

LSI 53C810A technical manual Rta, DPRData Parity Reported8

Contents

Technical Manual R c h 2 0 0Trademark Acknowledgment Audience OrganizationAnsi Revision Record PCI Special Interest GroupConventions Used in This Manual ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology LSI53C810A Beneﬁts Summary Scsi PerformanceEase of Use PCI PerformanceIntegration Flexibility ReliabilityTestability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Chapter Functional Description Scsi CoreScripts Processor DMA CoreSdms Software The Total Scsi Solution Prefetching Scripts InstructionsPCI Cache Mode Opcode Fetch Burst CapabilityLoopback Mode Parity OptionsLoad and Store Instructions 2 3.3 V/5 V PCI InterfaceBits Used for Parity Control and Observation BIt Name Location DescriptionScsi Parity Errors and Interrupts Scsi Parity ControlDMA Fifo Data PathsAsynchronous Scsi Receive Asynchronous Scsi SendSynchronous Scsi Send Synchronous Scsi Receive LSI53C810A Host Interface Data PathsSelect/Reselect During Selection/Reselection Scsi Bus InterfaceTerminator Networks Active or Regulated Termination SCNTL3 Register, Bits 64 SCF20 Synchronous OperationDetermining the Data Transfer Rate Achieving Optimal Scsi Send Rates SCNTL3 Register, Bits 20 CCF20Sxfer Register, Bits 75 TP20 Interrupt Handling Polling and Hardware InterruptsRegisters Interrupt Handling Fatal vs. Nonfatal Interrupts MaskingStacked Interrupts Halting in an Orderly Fashion Sample Interrupt Service Routine Read Interrupt Status IstatFunctional Description PCI Addressing 1 Conﬁguration Space2.2 I/O Write Command PCI Bus Commands and Functions Supported2.1 I/O Read Command Support for PCI Cache Line Size Register Mmov Misalignment Selection of Cache Line SizeAlignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands PCI Bus Commands and Encoding Types Conﬁguration RegistersPCI Conﬁguration Register Map Register Eper WIEEBM EMSEISEnable I/O Space0 Status Read/WriteDPE SSERTA DPRData Parity Reported8RID Register 0x08Register 0x09 Latency Timer Read/Write LTLatency Timer70 Register 0x0CRegister 0x0D Cache Line Size Read/WriteRegister 0x0E Register 0x10Register 0x14 BarzRegister 0x3C Register 0x3DInterrupt Line Read/Write ILInterrupt Line70 Interrupt Pin Read Only IPInterrupt Pin70Register 0x3E Register 0x3FMinGnt Read Only MGMinGnt70 MaxLat Read Only MLMaxLat70PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Signals are assigned a type. There are four signal types Power and Ground SignalsFunctional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data SignalsInterface Control Signals Interface Control SignalsArbitration Signals Error Reporting SignalsArbitration Signals Error Reporting SignalsScsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface SignalsMAC Signal Descriptions Chapter Operating Registers Register 0x00 Scsi Control Zero SCNTL0 Read/WriteFull Arbitration, Selection/Reselection ARB10 Arbitration Mode Bits 1Simple Arbitration Watn Select with SATN/ on a Start Sequence4 StartStart Sequence TRG EPCAAP Register 0x01 EXCADB DHPCON RSTAesp IarbSSTStart Scsi Transfer0 SDU Register 0x02Register 0x03 Reserved CCF20 Clock Conversion Factor SRE Register 0x04RRE Register 0x05 Reserved ENC20 Encoded LSI53C810A Chip Scsi IDScsi Transfer Sxfer Read/Write TP20 Scsi Synchronous Transfer Period75TP2 TP1 TP0 Xferp Reserved MO30 Max Scsi Synchronous Offset Sclk SCNTL3Register 0x06 Scsi Synchronous Offset ValuesScsi Destination ID Sdid Read/Write Reserved ENC20 Encoded destination Scsi IDReserved GPIO10 General Purpose Register 0x07General Purpose Gpreg Read/Write Scsi First Byte Received Sfbr Read/Write REQ ACKBSY SELRegister 0x0A 0x8A Scsi Selector ID Ssid Read OnlyVAL Scsi Valid BitRegister 0x0B 0x8B Register 0x0C 0x8CDFE MdpeAbrt SSIRegister 0x0D 0x8D IIDILF ORFOLF AIPLOA WOARegister 0x0E 0x8E Scsi Status One SSTAT1 Read OnlyFF30 Fifo Flags Sdpl Latched Scsi Parity3Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ Signal Register 0x0F 0x8FScsi Status Two SSTAT2 Read Only LdscRegisters 0x10-0x13 DSASEM SrstSigp Sipscsi Interrupt Pending1 IntfInterrupt-on-the-Fly Register 0x18 Dipdma Interrupt Pending0Chip Test Zero CTEST0 Read/Write FMTByte Empty in DMA FIFO70Ddir Register 0x19Register 0x1A 0x9A CIO TeopDreq DackCLF Register 0x1B 0x9BFLF Registers 0x1C-0x1F 0x9C-0x9F Register 0x20 0xA0Temp DMA Fifo DfifoBurst Disable Register 0x21 0xA1Chip Test Four CTEST4 Read/Write BdisSrtm ZmodZSD Bbck Register 0x22 0xA2Adck Register 0x23 0xA3 MasrChip Test Six CTEST6 Read/Write Dfdma FIFO70Registers 0x24-0x26 0xA4-0xA6 DMA Byte Counter DBC Read/WriteDBC DMA Byte Counter 230Register 0x27 0xA7 Registers 0x28-0x2B 0xA8-0xABRegisters 0x2C-0x2F 0xAC-0xAF DnadRegisters 0x30-0x33 0xB0-0xB3 DMA Scripts Pointer Save Dsps Read/WriteDsps DMA Scripts Pointer Save 310Scratcha Registers 0x34-0x37 0xB4-0xB7Register 0x38 0xB8 Source I/O Memory Enable Destination I/O Memory EnableERLEnable Read Line3 SiomBurst Opcode Fetch Enable ErmpBOF MANManual Start Mode0Register 0x39 0xB9 SIRRegister 0x3A 0xBA Register 0x3B 0xBBSSM IrqmSTD IrqdRegister 0x3C-0x3F 0xBC-0xBF COMAdder Sum Output Adder Read Only AdderRegister 0x40 0xC0 CMPRSL SGEScsi Reset Condition UDCUnexpected Disconnect PARRegister 0x41 0xC1 STOGEN HTHInitiator Mode Phase Mismatch Target Mode SATN/ Active Register 0x42 0xC2Scsi Interrupt Status Zero SIST0 Read Only CMPFunction Complete6Transfer Sxfer register Parity Error Register 0x43 0xC3Scsi RST/ Received Scsi Interrupt Status One SIST1 Read OnlyHandshake-to-Handshake Timer Expired Register 0x44 0xC4Scsi Longitudinal Parity Slpar Read/Write Slpar Scsi Longitudinal Parity70TYP30 Chip Type Memory Access Control Macntl Read/WriteRegister 0x46 0xC6 Register 0x47 0xC7 DWRDRD PscptScsi Timer Zero STIME0 Read/Write HTH30 Handshake-to-Handshake Timer PeriodRegister 0x48 0xC8 GPIO0ENScsi Timer One STIME1 Read/Write Reserved GEN30 General Purpose Timer PeriodRegister 0x49 0xC9 SELSelection Time-Out30Register 0x4A 0xCA Response ID Respid Read/Write Respid Response ID70Register 0x4C 0xCC SsaidSLT ARTSiso Register 0x4D 0xCDSclk Register 0x4E 0xCE SCEROF SLBLOW Register 0x4F 0xCFEXT STR HSCDSI TTMRegister 0x50 0xD0 Stwscsi Fifo Test Write0Scsi Input Data Latch Sidl Read Only Sidlscsi Input Data Latch150Registers 0x54 0xD4 Registers 0x58 0xD8Low Level Register Interface Mode Chapter Instruction Set ProcessorScsi Scripts Sample Operation Scripts InstructionsInstruction Set of the I/O Processor Block Move Instructions Scripts OverviewDirect Addressing First DwordIT10 Instruction Type Block Move 3130 Indirect Addressing TIA Table Indirect AddressingBlock Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 Start Address 310 Second DwordTC230 Transfer Counter230 I/O Instruction IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927Reselect Instruction Disconnect InstructionWait Select Instruction Set InstructionI/O Instruction Register Clear Instruction Select InstructionWait Disconnect Instruction Wait Reselect InstructionRelative Addressing Mode TITable Indirect Mode25Relative DirectTable Indirect Endid SAStart Address310 Set/Clear SackSet/Clear Satn Read/Write Instructions Read-Modify-Write CyclesMove To/From Sfbr Cycles Read/Write Register Instruction Read/Write Instructions Byte Received SfbrTransfer Control Instructions Jump Instruction Call InstructionReturn Instruction Instruction Type Transfer Control Interrupt Instruction Interrupt on-the-Fly InstructionJump/Call a Relative Address RARelative Addressing Mode23Jump/Call an Absolute Address JMP Jump If True/FalseWVP DCMJump Address 310 Memory Move Instructions Memory to Memory Move Instruction Third Dword No FlushTC230 Transfer Count Temp Register 310Load and Store Instructions Read/Write System Memory from a Scripts InstructionReserved 2726 No Flush Store instruction only IT20 Instruction Type 3129DSA Relative This bit has no effect unless the Prefetch Enable bit DMA Control Dcntl register is set. For information onScripts instruction prefetching, see , Func Memory/IO Address / DSA Offset 310Load and Store Instruction Format Chapter Electrical Characteristics DC CharacteristicsAbsolute Maximum Stress Ratings Operating ConditionsInput Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Scsi Signals-SD70/, SDP/, SREQ/, SackScsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Capacitance Output Signals-MAC/TESTOUT, REQOutput Signal-IRQ 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy DEVSEL/, STOP/, PERR/, PAR11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER 12 TolerANT Technology Electrical Characteristics PqfpRise and Fall Time Test Conditions Input Current as a Function of Input Voltage AC Characteristics Clock TimingInterrupt Output 14 Reset Input TimingReset Input Initiator Timing PCI Interface Timing DiagramsTarget Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Interface Timing PCI TimingScsi Timings 17 Initiator Asynchronous Send 5 Mbytes/s18 Initiator Asynchronous Receive 5 Mbytes/s 20 Initiator Asynchronous Receive19 Target Asynchronous Send 5 Mbytes/s 21 Target Asynchronous Send20 Target Asynchronous Receive 5 Mbytes/s 22 Target Asynchronous Receive21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Symbols NumericsIX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Reader’s Comments Excellent Good Average FairDistributors by State CaliforniaNew York Direct Sales Representatives by State Component and Boards Sales Ofﬁces and Design Resource Centers InternationalInternational Distributors