Chapter 6

Instruction Set of the

I/O Processor

This chapter is divided into the following sections:

Section 6.1, “Low Level Register Interface Mode”

Section 6.2, “SCSI SCRIPTS”

Section 6.3, “Block Move Instructions”

Section 6.4, “I/O Instruction”

Section 6.5, “Read/Write Instructions”

Section 6.6, “Transfer Control Instructions”

Section 6.7, “Memory Move Instructions”

Section 6.8, “Load and Store Instructions”

After power-up and initialization, the LSI53C810A can be operated in the low level register interface mode or using SCSI SCRIPTS.

6.1 Low Level Register Interface Mode

With the low level register interface mode, the user has access to the DMA control logic and the SCSI bus control logic. An external processor has access to the SCSI bus signals and the low level DMA signals, which allows creation of complicated board level test algorithms. The low level interface is useful for backward compatibility with SCSI devices that require certain unique timings or bus sequences to operate properly. Another feature allowed at the low level is loopback testing. In loopback mode, the SCSI core can be directed to talk to the DMA core to test internal data paths all the way out to the chip’s pins.

LSI53C810A PCI to SCSI I/O Processor

6-1

Page 141
Image 141
LSI 53C810A technical manual Chapter Instruction Set Processor, Low Level Register Interface Mode