Manuals / LSI / Computer Equipment / Computer Hardware

LSI 53C810A technical manual EISEnable I/O Space0, Status Read/Write, Dpe, Sse, Rma

Models: 53C810A

1 238

Download 238 pages 36.16 Kb

Page 55

EISEnable I/O Space0

This bit controls the LSI53C810A’s response to I/O space accesses. A value of zero disables the response. A value of one allows the LSI53C810A to respond to I/O space accesses at the address speciﬁed in Base Address Zero (I/O).

Register: 0x06

Status

Read/Write

15	14	13	12	11	10	9	8	7								0
DPE	SSE	RMA	RTA	R	DT[1:0]		DPR					R
0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0

The Status register is used to record status information for PCI bus-related events.

In the LSI53C810A, bits 0 through 4 are reserved and bits 5, 6, 7, and 11 are not implemented.

Reads to this register behave normally. Writes are slightly different in that bits can be cleared, but not set. A bit is cleared whenever the register is written, and the data in the corresponding bit location is a one. For instance, to clear bit 15 and not affect any other bits, write the value 0x8000 to the register.

DPE	Detected Parity Error (from Slave)	15
	This bit is set by the LSI53C810A whenever it detects a
	data parity error, even if parity error handling is disabled.
SSE	Signaled System Error	14
	This bit is set whenever a device asserts the SERR/
	signal.
RMA	Master Abort (from Master)	13
	A master device should set this bit whenever its

transaction (except for Special Cycle) is terminated with master-abort. All master devices should implement this bit.

Conﬁguration Registers

3-13

Image 55

LSI 53C810A technical manual EISEnable I/O Space0, Status Read/Write, Dpe, Sse, Rma

Contents

R c h 2 0 0 Technical ManualTrademark Acknowledgment Organization AudienceAnsi Conventions Used in This Manual PCI Special Interest GroupRevision Record ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology Scsi Performance LSI53C810A Beneﬁts SummaryIntegration PCI PerformanceEase of Use Reliability FlexibilityTestability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Scsi Core Chapter Functional DescriptionDMA Core Scripts ProcessorPrefetching Scripts Instructions Sdms Software The Total Scsi SolutionOpcode Fetch Burst Capability PCI Cache Mode2 3.3 V/5 V PCI Interface Loopback ModeParity Options Load and Store InstructionsBIt Name Location Description Bits Used for Parity Control and ObservationScsi Parity Control Scsi Parity Errors and InterruptsData Paths DMA FifoSynchronous Scsi Send Asynchronous Scsi SendAsynchronous Scsi Receive LSI53C810A Host Interface Data Paths Synchronous Scsi ReceiveTerminator Networks Scsi Bus InterfaceSelect/Reselect During Selection/Reselection Active or Regulated Termination Determining the Data Transfer Rate Synchronous OperationSCNTL3 Register, Bits 64 SCF20 Sxfer Register, Bits 75 TP20 SCNTL3 Register, Bits 20 CCF20Achieving Optimal Scsi Send Rates Polling and Hardware Interrupts Interrupt HandlingRegisters Interrupt Handling Masking Fatal vs. Nonfatal InterruptsStacked Interrupts Halting in an Orderly Fashion Read Interrupt Status Istat Sample Interrupt Service RoutineFunctional Description 1 Conﬁguration Space PCI Addressing2.1 I/O Read Command PCI Bus Commands and Functions Supported2.2 I/O Write Command Support for PCI Cache Line Size Register Alignment Selection of Cache Line SizeMmov Misalignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands Conﬁguration Registers PCI Bus Commands and Encoding TypesPCI Conﬁguration Register Map Register EMS EperWIE EBMSSE EISEnable I/O Space0Status Read/Write DPEDPRData Parity Reported8 RTARegister 0x09 Register 0x08RID Cache Line Size Read/Write Latency Timer Read/Write LTLatency Timer70Register 0x0C Register 0x0DBarz Register 0x0ERegister 0x10 Register 0x14Interrupt Pin Read Only IPInterrupt Pin70 Register 0x3CRegister 0x3D Interrupt Line Read/Write ILInterrupt Line70MaxLat Read Only MLMaxLat70 Register 0x3ERegister 0x3F MinGnt Read Only MGMinGnt70PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Power and Ground Signals Signals are assigned a type. There are four signal typesFunctional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data SignalsInterface Control Signals Interface Control SignalsError Reporting Signals Arbitration SignalsError Reporting Signals Arbitration SignalsScsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface SignalsMAC Signal Descriptions Chapter Operating Registers Scsi Control Zero SCNTL0 Read/Write Register 0x00Simple Arbitration ARB10 Arbitration Mode Bits 1Full Arbitration, Selection/Reselection Start Sequence StartWatn Select with SATN/ on a Start Sequence4 AAP EPCTRG DHP Register 0x01EXC ADBIarb CONRST AespSSTStart Scsi Transfer0 Register 0x03 Register 0x02SDU Reserved CCF20 Clock Conversion Factor RRE Register 0x04SRE TP20 Scsi Synchronous Transfer Period75 Register 0x05Reserved ENC20 Encoded LSI53C810A Chip Scsi ID Scsi Transfer Sxfer Read/WriteTP2 TP1 TP0 Xferp Sclk SCNTL3 Reserved MO30 Max Scsi Synchronous OffsetReserved ENC20 Encoded destination Scsi ID Register 0x06Scsi Synchronous Offset Values Scsi Destination ID Sdid Read/WriteGeneral Purpose Gpreg Read/Write Register 0x07Reserved GPIO10 General Purpose Scsi First Byte Received Sfbr Read/Write SEL REQACK BSYScsi Valid Bit Register 0x0A 0x8AScsi Selector ID Ssid Read Only VALRegister 0x0C 0x8C Register 0x0B 0x8BSSI DFEMdpe AbrtORF Register 0x0D 0x8DIID ILFWOA OLFAIP LOASdpl Latched Scsi Parity3 Register 0x0E 0x8EScsi Status One SSTAT1 Read Only FF30 Fifo FlagsLdsc Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ SignalRegister 0x0F 0x8F Scsi Status Two SSTAT2 Read OnlyDSA Registers 0x10-0x13Sigp SrstSEM Interrupt-on-the-Fly IntfSipscsi Interrupt Pending1 FMTByte Empty in DMA FIFO70 Register 0x18Dipdma Interrupt Pending0 Chip Test Zero CTEST0 Read/WriteRegister 0x1A 0x9A Register 0x19Ddir Dack CIOTeop DreqFLF Register 0x1B 0x9BCLF DMA Fifo Dfifo Registers 0x1C-0x1F 0x9C-0x9FRegister 0x20 0xA0 TempBdis Burst DisableRegister 0x21 0xA1 Chip Test Four CTEST4 Read/WriteZSD ZmodSrtm Adck Register 0x22 0xA2Bbck Dfdma FIFO70 Register 0x23 0xA3Masr Chip Test Six CTEST6 Read/WriteDMA Byte Counter 230 Registers 0x24-0x26 0xA4-0xA6DMA Byte Counter DBC Read/Write DBCDnad Register 0x27 0xA7Registers 0x28-0x2B 0xA8-0xAB Registers 0x2C-0x2F 0xAC-0xAFDMA Scripts Pointer Save 310 Registers 0x30-0x33 0xB0-0xB3DMA Scripts Pointer Save Dsps Read/Write DspsRegister 0x38 0xB8 Registers 0x34-0x37 0xB4-0xB7Scratcha Siom Source I/O Memory EnableDestination I/O Memory Enable ERLEnable Read Line3MANManual Start Mode0 Burst Opcode Fetch EnableErmp BOFSIR Register 0x39 0xB9Register 0x3B 0xBB Register 0x3A 0xBAIrqd SSMIrqm STDAdder Register 0x3C-0x3F 0xBC-0xBFCOM Adder Sum Output Adder Read OnlySGE Register 0x40 0xC0CMP RSLPAR Scsi Reset ConditionUDC Unexpected DisconnectHTH Register 0x41 0xC1STO GENCMPFunction Complete6 Initiator Mode Phase Mismatch Target Mode SATN/ ActiveRegister 0x42 0xC2 Scsi Interrupt Status Zero SIST0 Read OnlyTransfer Sxfer register Scsi Interrupt Status One SIST1 Read Only Parity ErrorRegister 0x43 0xC3 Scsi RST/ ReceivedSlpar Scsi Longitudinal Parity70 Handshake-to-Handshake Timer ExpiredRegister 0x44 0xC4 Scsi Longitudinal Parity Slpar Read/WriteRegister 0x46 0xC6 Memory Access Control Macntl Read/WriteTYP30 Chip Type Pscpt Register 0x47 0xC7DWR DRDGPIO0EN Scsi Timer Zero STIME0 Read/WriteHTH30 Handshake-to-Handshake Timer Period Register 0x48 0xC8SELSelection Time-Out30 Scsi Timer One STIME1 Read/WriteReserved GEN30 General Purpose Timer Period Register 0x49 0xC9Response ID Respid Read/Write Respid Response ID70 Register 0x4A 0xCAART Register 0x4C 0xCCSsaid SLTSclk Register 0x4D 0xCDSiso SLB Register 0x4E 0xCESCE ROFEXT Register 0x4F 0xCFLOW TTM STRHSC DSISidlscsi Input Data Latch150 Register 0x50 0xD0Stwscsi Fifo Test Write0 Scsi Input Data Latch Sidl Read OnlyRegisters 0x58 0xD8 Registers 0x54 0xD4Chapter Instruction Set Processor Low Level Register Interface ModeScsi Scripts Scripts Instructions Sample OperationInstruction Set of the I/O Processor Scripts Overview Block Move InstructionsIT10 Instruction Type Block Move 3130 Indirect Addressing First DwordDirect Addressing Table Indirect Addressing TIABlock Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 TC230 Transfer Counter230 Second DwordStart Address 310 IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927 I/O InstructionDisconnect Instruction Reselect InstructionSet Instruction Wait Select InstructionI/O Instruction Register Select Instruction Clear InstructionWait Reselect Instruction Wait Disconnect InstructionTITable Indirect Mode25 Relative Addressing ModeTable Indirect DirectRelative Endid Set/Clear Satn Set/Clear SackSAStart Address310 Read-Modify-Write Cycles Read/Write InstructionsMove To/From Sfbr Cycles Read/Write Register Instruction Byte Received Sfbr Read/Write InstructionsTransfer Control Instructions Call Instruction Jump InstructionReturn Instruction Instruction Type Transfer Control Interrupt on-the-Fly Instruction Interrupt InstructionJump/Call an Absolute Address RARelative Addressing Mode23Jump/Call a Relative Address Jump If True/False JMPDCM WVPJump Address 310 Memory Move Instructions Memory to Memory Move Instruction Temp Register 310 Third DwordNo Flush TC230 Transfer CountRead/Write System Memory from a Scripts Instruction Load and Store InstructionsDSA Relative IT20 Instruction Type 3129Reserved 2726 No Flush Store instruction only Memory/IO Address / DSA Offset 310 This bit has no effect unless the Prefetch Enable bitDMA Control Dcntl register is set. For information on Scripts instruction prefetching, see , FuncLoad and Store Instruction Format DC Characteristics Chapter Electrical CharacteristicsOperating Conditions Absolute Maximum Stress RatingsScsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Scsi Signals-SD70/, SDP/, SREQ/, SackInput Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Output Signal-IRQ Output Signals-MAC/TESTOUT, REQCapacitance DEVSEL/, STOP/, PERR/, PAR 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER Pqfp 12 TolerANT Technology Electrical CharacteristicsRise and Fall Time Test Conditions Input Current as a Function of Input Voltage Clock Timing AC CharacteristicsReset Input 14 Reset Input TimingInterrupt Output Target Timing PCI Interface Timing DiagramsInitiator Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Timing PCI Interface Timing17 Initiator Asynchronous Send 5 Mbytes/s Scsi Timings20 Initiator Asynchronous Receive 18 Initiator Asynchronous Receive 5 Mbytes/s21 Target Asynchronous Send 19 Target Asynchronous Send 5 Mbytes/s22 Target Asynchronous Receive 20 Target Asynchronous Receive 5 Mbytes/s21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Numerics SymbolsIX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Excellent Good Average Fair Reader’s CommentsCalifornia Distributors by StateNew York Direct Sales Representatives by State Component and Boards International Sales Ofﬁces and Design Resource CentersInternational Distributors