Burst Opcode Fetch | LSI 53C810A manual

Figure 7.14 Burst Opcode Fetch

CLK (Driven by System)

GPIO0_FETCH/ (Driven by LSI53C810A)

GPIO1_MASTER/ (Driven by LSI53C810A)

t7

t8

t9

t10

t6

REQ/ (Driven by LSI53C810A)

GNT/ (Driven by Arbiter)

FRAME/ (Driven by LSI53C810A)

AD/ (Driven by LSI53C810A- Addr; Target-Data)

t4

t5

t3

t1

t3	Data	Data
t3	In	In

Addr

Out

C_BE/ (Driven by LSI53C810A)

PAR (Driven by LSI53C810A- Addr; Target-Data)

IRDY/ (Driven by LSI53C810A)

TRDY/ (Driven by Target)

STOP/ (Driven by Target)

DEVSEL/ (Driven by Target)

t3

	CMD
t3	t3
	t3
	t3
	t3

t1

t2

BE

t1

Out

In

In

t2

t1

t2

t2

7-18	Electrical Characteristics

Image 200

LSI 53C810A technical manual Burst Opcode Fetch

Contents

Technical Manual R c h 2 0 0 Trademark Acknowledgment Audience Organization Ansi Revision Record PCI Special Interest GroupConventions Used in This Manual ViPreface Contents Chapter PCI Functional Description Chapter Electrical Characteristics Figures Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR Chapter General Description TolerANT Technology LSI53C810A Beneﬁts Summary Scsi Performance Ease of Use PCI PerformanceIntegration Flexibility Reliability Testability LSI53C810A System Diagram LSI53C810A Chip Block Diagram Chapter Functional Description Scsi Core Scripts Processor DMA Core Sdms Software The Total Scsi Solution Prefetching Scripts Instructions PCI Cache Mode Opcode Fetch Burst Capability Loopback Mode Parity OptionsLoad and Store Instructions 2 3.3 V/5 V PCI Interface Bits Used for Parity Control and Observation BIt Name Location Description Scsi Parity Errors and Interrupts Scsi Parity Control DMA Fifo Data Paths Asynchronous Scsi Receive Asynchronous Scsi SendSynchronous Scsi Send Synchronous Scsi Receive LSI53C810A Host Interface Data Paths Select/Reselect During Selection/Reselection Scsi Bus InterfaceTerminator Networks Active or Regulated Termination SCNTL3 Register, Bits 64 SCF20 Synchronous OperationDetermining the Data Transfer Rate Achieving Optimal Scsi Send Rates SCNTL3 Register, Bits 20 CCF20Sxfer Register, Bits 75 TP20 Interrupt Handling Polling and Hardware Interrupts Registers Interrupt Handling Fatal vs. Nonfatal Interrupts Masking Stacked Interrupts Halting in an Orderly Fashion Sample Interrupt Service Routine Read Interrupt Status Istat Functional Description PCI Addressing 1 Conﬁguration Space 2.2 I/O Write Command PCI Bus Commands and Functions Supported2.1 I/O Read Command Support for PCI Cache Line Size Register Mmov Misalignment Selection of Cache Line SizeAlignment Memory Write and Invalidate Command Memory Read Line Command Memory Read Multiple Command Unsupported PCI Commands PCI Bus Commands and Encoding Types Conﬁguration Registers PCI Conﬁguration Register Map Register Eper WIEEBM EMS EISEnable I/O Space0 Status Read/WriteDPE SSE RTA DPRData Parity Reported8 RID Register 0x08Register 0x09 Latency Timer Read/Write LTLatency Timer70 Register 0x0CRegister 0x0D Cache Line Size Read/Write Register 0x0E Register 0x10Register 0x14 Barz Register 0x3C Register 0x3DInterrupt Line Read/Write ILInterrupt Line70 Interrupt Pin Read Only IPInterrupt Pin70 Register 0x3E Register 0x3FMinGnt Read Only MGMinGnt70 MaxLat Read Only MLMaxLat70 PCI Functional Description Chapter Signal Descriptions LSI53C810A Pin Diagram Signals are assigned a type. There are four signal types Power and Ground Signals Functional Signal Grouping System Signals PCI Bus Interface SignalsSystem Signals Address and Data Signals Address and Data Signals Interface Control Signals Interface Control Signals Arbitration Signals Error Reporting SignalsArbitration Signals Error Reporting Signals Scsi Bus Interface Signals Scsi Bus Interface SignalsScsi Bus Interface Signals Additional Interface Signals Additional Interface Signals MAC Signal Descriptions Chapter Operating Registers Register 0x00 Scsi Control Zero SCNTL0 Read/Write Full Arbitration, Selection/Reselection ARB10 Arbitration Mode Bits 1Simple Arbitration Watn Select with SATN/ on a Start Sequence4 StartStart Sequence TRG EPCAAP Register 0x01 EXCADB DHP CON RSTAesp Iarb SSTStart Scsi Transfer0 SDU Register 0x02Register 0x03 Reserved CCF20 Clock Conversion Factor SRE Register 0x04RRE Register 0x05 Reserved ENC20 Encoded LSI53C810A Chip Scsi IDScsi Transfer Sxfer Read/Write TP20 Scsi Synchronous Transfer Period75 TP2 TP1 TP0 Xferp Reserved MO30 Max Scsi Synchronous Offset Sclk SCNTL3 Register 0x06 Scsi Synchronous Offset ValuesScsi Destination ID Sdid Read/Write Reserved ENC20 Encoded destination Scsi ID Reserved GPIO10 General Purpose Register 0x07General Purpose Gpreg Read/Write Scsi First Byte Received Sfbr Read/Write REQ ACKBSY SEL Register 0x0A 0x8A Scsi Selector ID Ssid Read OnlyVAL Scsi Valid Bit Register 0x0B 0x8B Register 0x0C 0x8C DFE MdpeAbrt SSI Register 0x0D 0x8D IIDILF ORF OLF AIPLOA WOA Register 0x0E 0x8E Scsi Status One SSTAT1 Read OnlyFF30 Fifo Flags Sdpl Latched Scsi Parity3 Scsi MSG/ Signal Scsi CD/ Signal Scsi IO/ Signal Register 0x0F 0x8FScsi Status Two SSTAT2 Read Only Ldsc Registers 0x10-0x13 DSA SEM SrstSigp Sipscsi Interrupt Pending1 IntfInterrupt-on-the-Fly Register 0x18 Dipdma Interrupt Pending0Chip Test Zero CTEST0 Read/Write FMTByte Empty in DMA FIFO70 Ddir Register 0x19Register 0x1A 0x9A CIO TeopDreq Dack CLF Register 0x1B 0x9BFLF Registers 0x1C-0x1F 0x9C-0x9F Register 0x20 0xA0Temp DMA Fifo Dfifo Burst Disable Register 0x21 0xA1Chip Test Four CTEST4 Read/Write Bdis Srtm ZmodZSD Bbck Register 0x22 0xA2Adck Register 0x23 0xA3 MasrChip Test Six CTEST6 Read/Write Dfdma FIFO70 Registers 0x24-0x26 0xA4-0xA6 DMA Byte Counter DBC Read/WriteDBC DMA Byte Counter 230 Register 0x27 0xA7 Registers 0x28-0x2B 0xA8-0xABRegisters 0x2C-0x2F 0xAC-0xAF Dnad Registers 0x30-0x33 0xB0-0xB3 DMA Scripts Pointer Save Dsps Read/WriteDsps DMA Scripts Pointer Save 310 Scratcha Registers 0x34-0x37 0xB4-0xB7Register 0x38 0xB8 Source I/O Memory Enable Destination I/O Memory EnableERLEnable Read Line3 Siom Burst Opcode Fetch Enable ErmpBOF MANManual Start Mode0 Register 0x39 0xB9 SIR Register 0x3A 0xBA Register 0x3B 0xBB SSM IrqmSTD Irqd Register 0x3C-0x3F 0xBC-0xBF COMAdder Sum Output Adder Read Only Adder Register 0x40 0xC0 CMPRSL SGE Scsi Reset Condition UDCUnexpected Disconnect PAR Register 0x41 0xC1 STOGEN HTH Initiator Mode Phase Mismatch Target Mode SATN/ Active Register 0x42 0xC2Scsi Interrupt Status Zero SIST0 Read Only CMPFunction Complete6 Transfer Sxfer register Parity Error Register 0x43 0xC3Scsi RST/ Received Scsi Interrupt Status One SIST1 Read Only Handshake-to-Handshake Timer Expired Register 0x44 0xC4Scsi Longitudinal Parity Slpar Read/Write Slpar Scsi Longitudinal Parity70 TYP30 Chip Type Memory Access Control Macntl Read/WriteRegister 0x46 0xC6 Register 0x47 0xC7 DWRDRD Pscpt Scsi Timer Zero STIME0 Read/Write HTH30 Handshake-to-Handshake Timer PeriodRegister 0x48 0xC8 GPIO0EN Scsi Timer One STIME1 Read/Write Reserved GEN30 General Purpose Timer PeriodRegister 0x49 0xC9 SELSelection Time-Out30 Register 0x4A 0xCA Response ID Respid Read/Write Respid Response ID70 Register 0x4C 0xCC SsaidSLT ART Siso Register 0x4D 0xCDSclk Register 0x4E 0xCE SCEROF SLB LOW Register 0x4F 0xCFEXT STR HSCDSI TTM Register 0x50 0xD0 Stwscsi Fifo Test Write0Scsi Input Data Latch Sidl Read Only Sidlscsi Input Data Latch150 Registers 0x54 0xD4 Registers 0x58 0xD8 Low Level Register Interface Mode Chapter Instruction Set Processor Scsi Scripts Sample Operation Scripts Instructions Instruction Set of the I/O Processor Block Move Instructions Scripts Overview Direct Addressing First DwordIT10 Instruction Type Block Move 3130 Indirect Addressing TIA Table Indirect Addressing Block Move Instruction Register OpCode Initiator Mode SCSIP20 Scsi Phase2624 Start Address 310 Second DwordTC230 Transfer Counter230 I/O Instruction IT10 Instruction Type I/O Instruction 3130 OPC20 OpCode 2927 Reselect Instruction Disconnect Instruction Wait Select Instruction Set Instruction I/O Instruction Register Clear Instruction Select Instruction Wait Disconnect Instruction Wait Reselect Instruction Relative Addressing Mode TITable Indirect Mode25 Relative DirectTable Indirect Endid SAStart Address310 Set/Clear SackSet/Clear Satn Read/Write Instructions Read-Modify-Write Cycles Move To/From Sfbr Cycles Read/Write Register Instruction Read/Write Instructions Byte Received Sfbr Transfer Control Instructions Jump Instruction Call Instruction Return Instruction Instruction Type Transfer Control Interrupt Instruction Interrupt on-the-Fly Instruction Jump/Call a Relative Address RARelative Addressing Mode23Jump/Call an Absolute Address JMP Jump If True/False WVP DCM Jump Address 310 Memory Move Instructions Memory to Memory Move Instruction Third Dword No FlushTC230 Transfer Count Temp Register 310 Load and Store Instructions Read/Write System Memory from a Scripts Instruction Reserved 2726 No Flush Store instruction only IT20 Instruction Type 3129DSA Relative This bit has no effect unless the Prefetch Enable bit DMA Control Dcntl register is set. For information onScripts instruction prefetching, see , Func Memory/IO Address / DSA Offset 310 Load and Store Instruction Format Chapter Electrical Characteristics DC Characteristics Absolute Maximum Stress Ratings Operating Conditions Input Signals-CLK, SCLK, GNT/, IDSEL, RST/, Testin Scsi Signals-SD70/, SDP/, SREQ/, SackScsi Signals-SMSG, SIO/, SCD/, SATN/, SBSY/, SSEL/, Srst Capacitance Output Signals-MAC/TESTOUT, REQOutput Signal-IRQ 10 Bidirectional Signals-AD310, CBE/30, FRAME/, IRDY/, Trdy DEVSEL/, STOP/, PERR/, PAR 11 Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER 12 TolerANT Technology Electrical Characteristics Pqfp Rise and Fall Time Test Conditions Input Current as a Function of Input Voltage AC Characteristics Clock Timing Interrupt Output 14 Reset Input TimingReset Input Initiator Timing PCI Interface Timing DiagramsTarget Timing PCI Conﬁguration Register Read 10 PCI Conﬁguration Register Write 11 Target Read 12 Target Write 13 OpCode Fetch, Nonburst 14 Burst Opcode Fetch 15 Back-to-Back Read 16 Back-to-Back Write This page intentionally left blank 17 Burst Read OutIn 18 Burst Write AD Driven by LSI53C810A CBE/ Driven by LSI53C810A PCI Interface Timing PCI Timing Scsi Timings 17 Initiator Asynchronous Send 5 Mbytes/s 18 Initiator Asynchronous Receive 5 Mbytes/s 20 Initiator Asynchronous Receive 19 Target Asynchronous Send 5 Mbytes/s 21 Target Asynchronous Send 20 Target Asynchronous Receive 5 Mbytes/s 22 Target Asynchronous Receive 21 SCSI-1 Transfers SE, 5.0 Mbytes/s Symbol Parameter Min Max Unit Package Drawings Package Drawings 24 100 LD Pqfp UD Mechanical Drawing Sheet 1 24 100 LD Pqfp UD Mechanical Drawing Sheet 2 Electrical Characteristics Appendix a Register Summary Table A.2 Scsi Registers Register Summary Table A.2 Scsi Registers Symbols Numerics IX-2Index Index IX-4Index IX-5 IX-6Index IX-7 IX-8Index Customer Feedback Reader’s Comments Excellent Good Average Fair Distributors by State California New York Direct Sales Representatives by State Component and Boards Sales Ofﬁces and Design Resource Centers International International Distributors