NEC PD75P402 Clock Generation Circuit Function and Operaion, Processor clock control register PCC

Models: PD75402A PD75P402

1 195
Download 195 pages 45.34 Kb
Page 66
Image 66

CHAPTER 5. PERIPHERAL HARDWARE FUNCTIONS

5.2.2Clock Generation Circuit Function and Operaion

The clock generation circuit generates the CPU clock ( Φ ) and various clocks for supply to peripheral hardware, and controls the CPU operating mode, such as standby mode etc.

Clock generation circuit operation is determined by the processor clock control register (PCC).

Upon RESET input, the PCC is cleared to 0000 and the μPD75402A operates in low-speed mode (15.3 μs: when operating at 4.19 MHz).

Peripheral hardware is supplied with various clocks scaled from the system clock generation circuit output (fXX in the case of crystal/ceramic oscillation, and fX when an external clock is used) by the frequency divider.

From this section on, only fXX is used when expressing the speed of the various clocks; for an external clock, this should be replaced by fX.

The operation of each block is described below.

(1) Processor clock control register (PCC)

The PCC is a 4-bit register which performs selection of the CPU clock Φ and control of the CPU operating mode. The format of the PCC is shown in Fig. 5-11.

When bit 3 or bit 2 is set (1), standby mode is selected. When standby mode is released by the Standby Release signal, both bits are automatically cleared and the normal operating mode is reestablished (see CHAPTER 7 “STANDBY FUNCTION” for details).Setting of the low-order 2 bits of the PCC is performed by a 4-bit memory handling instruction. At this time, ensure that bits 3 and 2 are reset to “0” so that the pattern “00××” is written.

Bits 3 and 2 are set (1) by the STOP instruction and the HALT instruction respectively. RESET input clears the PCC to 0000.

Example 1. To set the machine cycle to 0.95 μs (fXX = 4.19 MHz).

SEL

MB15

MOV

A, #0011B

MOV

PCC, A

2.To set the machine cycle to 1.63 μs (fXX = 4.91 MHz).

SEL

MB15

MOV

A. # 0010B

MOV

PCC, A

3.To select the STOP mode. (Be sure to include an NOP instruction after a STOP or HALT instruction.)

STOP NOP

55

Page 66
Image 66
NEC PD75P402 Clock Generation Circuit Function and Operaion, Processor clock control register PCC, Sel, MOV PCC, a