Manuals / NEC / Computer Equipment / Computer Hardware

NEC PD75402A, PD75P402 Peripheral Hardware Functions Basic Interval Timer, Mpx, BTM3 BTM2

Models: PD75402A PD75P402

1 195

Download 195 pages 45.34 Kb

Page 77

Image 77

CHAPTER 5. PERIPHERAL HARDWARE FUNCTIONS

5.4BASIC INTERVAL TIMER

The μPD75402A is equipped with an 8-bit basic interval timer which has the following functions:

(a)Standard time generation (2 different time intervals)

(b)Reading counter contents

This basic interval timer can also be used as a watchdog timer for the detection of inadvertent program looping.

5.4.1Basic Interval Timer Configuration

The configuration of the basic interval timer is shown in Fig. 5-21.

Fig. 5-21 Basic Interval Timer Configuration

				Clear		Clear
From Clock						Clear
From Clock
Generation
Circuit
fxx/2 5	MPX			Basic Interval Timer	Set
	MPX			( 8-Bit Frequency Divider)			Vectored
				( 8-Bit Frequency Divider)

fxx/2 9					Bt	IRQBT	Interrupt
				BT	Interrupt		Request
				BT	Request		Signal
					Flag
BTM3	BTM2	1	1	BTM
SET1*		4		8
		4

				Internal Bus

*Instruction execution

Page 77

Image 77

NEC PD75402A Peripheral Hardware Functions Basic Interval Timer, Basic Interval Timer Configuration, Mpx, BTM3 BTM2

Contents

ΜPD75402A Page Major Revisions in This Version Remarks Content to be read carefullyInstruction Functions and Application Development Tool Related Documents Related Documentation Device Related DocumentsOther Related Documents Latest documents should be used for design purposes, etcContents Interrupt Control Circuit Configuration Basic Interval TimerDigital INPUT/OUTPUT Ports Clock Generation CircuitStandby Mode Reset Standby Mode Setting and Operation StatesOperation After Standby Mode Reset Standby Mode ApplicationContents of Figures Fig. No Title Table No Title Contents of TablesECR VCR GeneralFAX PPC For details, see Interrupt Functions General Outline of FunctionsQuality Grade General Ordering Information and Quality GradeOrdering Information VPP PORT0 PORT1 PORT2 PORT3 PORT5 Block DiagramINT0 Interrupt INT2 Control PORT6SCK General PIN ConfigurationSO/SB0 VPP NCProm mode NC NC NC P50 2 44-Pin Plastic QFP 10mm Normal operating modeP01/SCK NC V SS NC P22/PCLA2 NC NC NC NC PIN Functions SCK ΜPD75402A PIN Function List Port Pin ListSO/SB0 INT0SCK SB0 Port 0’s, 1’s Dual-Function Pins PIN Functions Normal Operating ModePCL ..... Port 2 Dual-Function Output 4 INT0 ..... Port 1 Dual-Function Input5 INT2 ..... Port 1 Dual-Function Input 7 X1, X2 Crystal Reset ResetCE Chip Enable ..... Input PIN Functions Prom ModeOE Output Enable ..... Input 1 A0 to A14 Address ..... InputPin Input/output Types PIN Functions PIN INPUT/OUTPUT CircuitsRemarks a circle P22/PCLIN/OUT OUTType F B Type M a PIN Functions Unused PIN Treatment P00, ResetData Memory Bank Configuration Features of Architecture and Memory MAPFF0H Fffh FB0HFbfh @HL Addressing Mode ListBit direct addressing mem Data Memory Addressing ModesBit direct addressing mem.bit Bit register indirect addressing @HL Specific address bit manipulation addressing fmem. bit SUB Push POP RET Stack addressingPush HL POP Push HL Push XA RETApplicable Addressing Modes at Peripheral Hardware Operation Features of Architecture and Memory MAP MEMORY-MAPPED I/OΜPD75402A I/O Map 1/2 ΜPD75402A I/O Map 2/2 PC1 PC0 Internal CPU FunctionsProgram Counter PC .... Bits Program Memory Map Program Memory ROM .... ,920 Words × 8 BitsData area Internal CPU Functions Data Memory RAMGeneral register area Stack areaPeripheral hardware area Internal CPU Functions General Register .... × 4 Bits General Register ConfigurationAccumulators Internal CPU Functions AccumulatorRange of 020H to 03FH Internal CPU Functions Stack Pointer SP .... BitsMOV SP, XA SP4 SP3 SP2 SP1 SP0IST0 PSW Data Saved to Stack MemoryCarry Flag Manipulation Instructions Internal CPU Functions Program Status Word PSW .... BitsCarry flag CY SET1 Interrupt Status Flag Indication ContentSkip flag SK2, SK1, SK0 Interrupt status flag IST0PORT0 Peripheral Hardware FunctionsDigital Input/Output Port Types and Characteristics PO0 Csim PogaPO1 INT2 INT0PO3 Configuration of PortConfiguration of Ports 2 PM5 Pmgb Input/Output Mode SettingFech PM5 PM2 Pmgb Digital Input/Output Port Handling InstructionsPmga Bit handling instructions Digital Input/Output Port Operations Operations when input mode is setOperations when output mode is set Operations with Input/Output Port Handling Instructions Internal Pull-up Resistors Internal Pull-Up Resistor Specification for Each PortFdch PO6 PO3 PO2 PO1 PO0 MOV POGA, XAPORT1 Data fetch by 2-machine-cycle instruction Digital Input/Output Port Input/Output TimingData latching by 1-machine-cycle instruction Data latching by 2-machine-cycle instructionPeripheral Hardware Functions Clock Generation Circuit Clock Generation Circuit ConfigurationProcessor clock control register PCC Clock Generation Circuit Function and OperaionSEL MOV PCC, aPCC FB3H PCC3 PCC2 PCC1 PCC012 System Clock Oscillation Circuit External Circuitry System clock oscillation circuit13 Example of Poor Resonator Connection Circuit 2/2 Example CPU Clock SettingUse of Variable Minimum Instruction Execution Time Function Maximum Time Required for Change of CPU Clock 15 Change of Φ after Power-On ResetDifferences Between μPD75402A and μPD75402 FB3H PCC3 PCC2 PCC1 17 μPD75402 Processor Clock Control Register FormatP22/PCL CLOM3 CLOM1 CLOM0 Clom PORT2.2 Clock Output Circuit ConfigurationPeripheral Hardware Functions Clock Output Circuit Clom Clock Output Mode Register ClomExamle of Remote Control Application Clock Output ProcedureBasic Interval Timer Configuration Peripheral Hardware Functions Basic Interval TimerMPX BTM3 BTM2MOV BTM. a Basic Intercal Timer Mode Register BTMBTM3 BTMFrom the beginning Basic Interval Timer OperationMOV BTM,A Examples of Basic Interval Timer ApplicationsIebt SEL MOVWire serial I/O mode Operation-halted modePeripheral Hardware Functions Serial Interface Serial Interface FunctionsSerial Interface Configuration SBI mode serial bus interface modeFunctions Serial Interface Block DiagramSerial bus interface control register Sbic Serial operating mode register CsimShift register SIO SO latchSerial clock control circuit Register Functions Serial operating mode register CsimIntcsi control circuit Csie COI WUP CSIM3 CSIM1 Csim Serial interface operating mode selection bit WSerial clock selection bit W Csie Signal from address comparator RSET1 Csie MOV CSIM, XACsie CSIM3 Csie CSIM1Cmdd Reld Cmdt Relt FE2HCommand detection flag R Command trigger bit WBus release detection flag R Acknowledge trigger bit WAcknowledge detection flag R Busy enable bit R/WBUSY/ACK SIOCLK See 5.5.6 8 Error detection for details Error detectionSlave address register SVA Slave address detectionCsie C0I WUP CSIM3 CSIM1 Csim Register setting28 Example of 3-Wire Serial I/O System Configuration 5 3-Wire Serial I/O Mode OperationRemarks Figuer Apply to fXX = 4.19 MHz operation Shift register data do not match Register data match FE2H Bsye Ackd Acke Ackt Cmdd Reld Cmdt Relt Sbic Command trigger bitCommunication operation 29 3-Wire Serial I/O Mode TimingSignals Serial Clock Selection and Use in 3-Wire Serial I/O ModeSerial clock selection Relt CmdtStart of transfer Data transfer orderMOV XA, Tdata Wire serial I/O mode applicationsMOV SIO, XA SCK SO/SB0Iecsi MOV XA, Tdata SIO, XAMOV XA, Tdata XCH XA, SIO MOV RDATA, XA+ VDD SBI Mode OperationCPU SB0 SCK SB0 SCKAcknowledge signal ACK control function Address/command/data differentiation functionBusy signal Busy control function SBI functionsSB0 ACK SBI definitionSB0 C0 ACK Busy SB0 D0 ACK BusyCommand signal CMD Bus release signal RELSCK H SCK H SB037 Slave Selection by Address AddressData Command & dataSCK SB0 ACK Acknowledge signal ACKSCK SB0 ACK Busy Busy signal BUSY, ready signal Ready100 101 102 103 104 105 Serial Clock Selection and Use in SBI Mode106 RELT, CMDT, Reld & Cmdd Operation SlaveSIO SCK SB0 Relt Cmdt Reld Cmdd SIO SCK107 44 Ackt OperationWhen Acke = 0 on completion of transfer When Acke is set after completion of transferWhen Acke = 1 interval is short 108109 When ACK signal is output after 9th SCK clock intervalSCK SB0 ACK Ackd SCK SB0 Bsye ACKSCK Cmdd 110 Signals in SBI ModeSB0 ACK Ready SB0 ReadyREL CMD 111Pin Configuration Diagram Pin configuration113 Address match detection methodUse of slave address register SVA Chapter 114Peripheral Hardware115 50 Command Transmission from Master Device to Slave51 Data Transmission from Master Device to Slave Device 116117 52 Data Transmission from Slave Device to Master Device118 Points to note concerning SBI mode119 SBI mode applicationSerial bus configuration 120 Description of commands Command typesIi Communication procedure ➀ Read command Iii Command formats➁ WRITE, END and Stop commands 121ACK Stop 122MSM 123 ➂ Status commandStatus MSB LSB➄ Chgmst command Reset command124 ChgmstErrors generated on the slave side Iv Error occurrenceErrors generated on the master side 125Interrupt Functions 127 Interrupt Request Source Types Interrupt Functions Interrupt Source Types and Vector TableVEN T1 GOT OBT VENT1 Gotobt VENT2 GOTO0Interrupt Request Flag Setting Signal Interrupt request flag & interrupt enable flagExample EI IE0130 External interrupt input pin hardwareINT2 Input Noise Elimination INT0 Noise Elimination Circuit Input/Output Timing132 Interrupt master enable flag IMEFB4H IM03 FB2H133 Interrupt status flagIST0 Interrupt Servicing Status IME=1 Interrupt Functions Interrupt SequenceYES Interrupt INTxxx generation 136 EI Iecsi Interrupt Functions Interrupt ApplicationsInterrupt enabling/disabling 138 Example using INTBT, INT0 falling edge active, and IntcsiCLR1 IRQ0 ➄ RetiEI IE0 139➂ Intcsi Reti ➃ EI Iecsi RetiINT0 Intcsi ➁ Reti Pending interrupt execution140 Standby Function Stop modeHalt mode Standby Mode Operation States Standby Function Standby Mode Setting and Operation StatesStop mode reset by Reset input Standby Function Standby Mode ResetHalt mode reset by Reset input Halt mode reset by interrupt generationHalt 144IME = Standby Function Operation After Standby Mode ResetReset at Power-on Reset Signal AcceptanceOFF State of Hardware after Reset147 148 Architecture and Memory MAPBit Manipulation Instructions Instruction SET Special InstructionsStack Instructions Example A0Base correction at addition Base Correction InstructionsAddc Adds AddcOperation description legend Instruction SET Instruction SET and ITS OperationOperation identifier and description 152 Description of addressing area field symbolsDescription of machine cycle field Adds Movt XA, @PCXAAddc XOR154 Instructions Instruction Group155 NOPInstruction SET Operation Code of Each Instruction Description of operation code symbolsBit manipulation addressing operation code Iebt Iecsi IE0 IE2SET CLR SKT Not Rorc Not IncsHalt Stop NOP RET Rets Reti Push POPMove Instructions Instruction SET Instruction Functions and ApplicationMOV A, #0BH MOV HL, #5FH160 MOV XA, 20H161 Loop XCHMOV XCH Table data on that Table Reference Instructions162 02FFH163 Arithmetic and Logic InstructionsSee section 164 Or A, @HL165 Rorc a166 Incs reg167 SKE reg, #n4168 Carry Flag Operation Instructions169 Bit Manipuration Instructions170 SKF mem. bit171 BR addr172 Subroutine Stack Control Instructions173 Push rp174 Interrupt Control Instructions175 Input/Output Instructions176 Halt177 178 179 Language ProcessorProm Writing Tools 180 Debugging ToolsIBM PC/AT Development Tool Configuration181 182 183 Irqcs 184Pmgb Cmdd Port