Spisimo Data Must Be Valid | Texas Instruments SM320F2812-HT

				SM320F2812-HT
www.ti.com			SGUS062A –JUNE 2009 –REVISED APRIL 2010
	Table 6-24. SPI Slave Mode External Timing (Clock Phase = 1)(1) (2) (3)

NO.			MIN	MAX	UNIT

12	tc(SPC)S	Cycle time, SPICLK	8tc(LCO)		ns
13(4)	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 0)	0.5tc(SPC)S – 10	0.5tc(SPC)S	ns
13(4)	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 1)	0.5tc(SPC)S – 10	0.5tc(SPC)S	ns
	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 1)	0.5tc(SPC)S – 10	0.5tc(SPC)S
14(4)	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 0)	0.5tc(SPC)S – 10	0.5tc(SPC)S	ns
14(4)	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 1)	0.5tc(SPC)S – 10	0.5tc(SPC)S	ns
	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 1)	0.5tc(SPC)S – 10	0.5tc(SPC)S
	tsu(SOMI-SPCH)S	Setup time, SPISOMI before SPICLK high (clock polarity =	0.125tc(SPC)S
17(4)	tsu(SOMI-SPCH)S	0)	0.125tc(SPC)S		ns
17(4)	tsu(SOMI-SPCL)S	Setup time, SPISOMI before SPICLK low (clock polarity =	0.125tc(SPC)S		ns
		Setup time, SPISOMI before SPICLK low (clock polarity =
		1)
	tv(SPCH-SOMI)S	Valid time, SPIS OMI data valid after SPICLK high	0.75tc(SPC)S
18(4)	tv(SPCH-SOMI)S	(clock polarity = 0)	0.75tc(SPC)S		ns
18(4)	tv(SPCL-SOMI)S	Valid time, SPISOMI data valid after SPICLK low	0.75tc(SPC)S		ns
		Valid time, SPISOMI data valid after SPICLK low
		(clock polarity = 1)
	tsu(SIMO-SPCH)S	Setup time, SPISIMO before SPICLK high (clock polarity =	0
21(4)	tsu(SIMO-SPCH)S	0)	0		ns
21(4)	tsu(SIMO-SPCL)S	Setup time, SPISIMO before SPICLK low (clock polarity =	0		ns
		Setup time, SPISIMO before SPICLK low (clock polarity =
		1)
	tv(SPCH-SIMO)S	Valid time, SPISIMO data valid after SPICLK high	0.5tc(SPC)S
22(4)	tv(SPCH-SIMO)S	(clock polarity = 0)	0.5tc(SPC)S		ns
22(4)	tv(SPCL-SIMO)S	Valid time, SPISIMO data valid after SPICLK low	0.5tc(SPC)S		ns
		Valid time, SPISIMO data valid after SPICLK low
		(clock polarity = 1)

(1)The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.

t	c(SPC)	+ SPI clock cycle time +	LSPCLK or	LSPCLK	+ t	c(LCO)	+ LSPCLK cycle time
				(SPIBRR ) 1)
(2)			4

(3)Not production tested.

(4)The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

SPICLK (clock polarity = 0)

SPICLK (clock polarity = 1)

	17
	18
SPISOMI	SPISOMI Data Is Valid	Data Valid
	21
		22
SPISIMO	SPISIMO Data
SPISIMO	Must Be Valid
	Must Be Valid

SPISTE (see Note A)

A.In the slave mode, the SPISTE signal should be asserted low at least 0.5tc(SPC) before the valid SPI clock edge and remain low for at least 0.5tc(SPC) after the receiving edge (SPICLK) of the last data bit.

Figure 6-27. SPI Slave Mode External Timing (Clock Phase = 1)

Copyright © 2009–2010, Texas Instruments Incorporated	Electrical Specifications	115
	Submit Documentation Feedback

Product Folder Link(s): SM320F2812-HT

SM320F2812-HT specifications

The Texas Instruments SM320F2812-HT is a highly capable digital signal processor (DSP) specifically designed for high-performance and real-time applications in harsh environments. This part of the C2000 family of microcontrollers caters to applications in areas such as industrial automation, motor control, and power conversion, where reliability and durability under extreme temperature conditions are paramount.

One of the standout features of the SM320F2812-HT is its robust architecture based on a 32-bit fixed-point core. This allows for efficient execution of complex algorithms while maintaining a high processing speed. The processor operates at clock speeds of up to 150 MHz, enabling it to handle multiple tasks simultaneously with minimal latency.

The SM320F2812-HT boasts an impressive memory configuration that includes up to 128 KB of flash memory and 4 KB of RAM. The integrated memory supports efficient data handling and storage, making it ideal for demanding applications that require quick access to critical information. The device also features various peripherals, including analog-to-digital converters (ADCs), pulse width modulation (PWM) modules, and serial communication interfaces, which enhance its functionality in real-time processing and control tasks.

Furthermore, this DSP employs advanced control algorithms and supports various communication protocols, allowing it to interoperate seamlessly with other devices within a system. Its capabilities are further enhanced by Texas Instruments’ extensive development tools and software libraries, which enable developers to accelerate design cycles and improve overall efficiency.

With its high temperature rating, the SM320F2812-HT is designed to operate within a temperature range from -40°C to 125°C, making it particularly well-suited for use in automotive, aerospace, and other rugged environments where traditional components might fail. The high reliability and endurance of this microcontroller make it a preferred choice among engineers looking for durable solutions without compromising performance.

In summary, the Texas Instruments SM320F2812-HT represents a powerful blend of processing capabilities, memory architecture, and environmental resilience. Its features make it a go-to option for developers in search of a robust DSP for real-time applications, ensuring that it meets the rigorous demands of various industrial sectors while delivering consistent performance.

Texas Instruments SM320F2812-HT specifications SPI Slave Mode External Timing Clock Phase = 11 2

Models: SM320F2812-HT

SM320F2812-HT

Table 6-24. SPI Slave Mode External Timing (Clock Phase = 1)(1) (2) (3)

MIN

LSPCLK

SPISOMI

Data Valid

SPISIMO

SPISIMO Data

Must Be Valid

Figure 6-27. SPI Slave Mode External Timing (Clock Phase = 1)

SM320F2812-HT specifications