Localdone Globaldone | ARM ARM DUI 0224I specification

Hardware Description

nTRST

LOCAL_DONE

GLOBAL_DONE

nSYSPOR

2.6μs

7μs

Released by Logic Tiles

Figure 3-10 FPGA reload sequence

Note

The configuration flash can hold four FPGA images. However, only one FPGA image is provided.

The configuration flash is a separate device and not part of the user flash.

You can use a JTAG debugger or the Progcards utility to reprogram the PLDs, FPGA, and flash if the PB926EJ-S is placed in configuration mode. See also JTAG and USB debug port support on page 3-96.

The PB926EJ-S is supplied with the configuration PLD and flash image already programmed. The information in this section is provided, however, in case of accidental erasure of the configuration PLD or flash image.

Caution

You are advised not to reprogram these devices with any images other than those provided by ARM Limited.

Program the configuration PLD as follows:

1.Connect an interface cable to either the JTAG or USB debug port.

2.Put the PB926EJ-S into configuration mode by fitting the CONFIG link J32 on the board and powering-up.

Note

The CONFIG link is a switch on some board versions.

3.Start the JTAG application and autoconfigure.

3-20

Copyright © 2003-2010 ARM Limited. All rights reserved.

ARM DUI 0224I

Image 82

ARM ARM DUI 0224I manual Localdone Globaldone

Contents

RealView Platform Baseboard for ARM926EJ-S User Guide RealView Platform Baseboard for ARM926EJ-SCopyright 2003-2010 ARM Limited. All rights reserved Product Status Conformance Notices RealView Platform Baseboard for ARM926EJ-S User Guide Chapter Programmer’s Reference Appendix B Specifications Appendix G Configuring the USB Debug Connection List of Tables Sysmisc VFP9 implementation 100 Xii List of Figures Syssw Sysled Sysbootcs Sysmisc Figure D-4 Jtag signal flow on the PCI backplane Preface Feedback on Product revision status Using this manualAbout this manual Intended audience Conventions Typographical Timing diagrams Signals Numbering Further reading ARM publications Xxiii Other publications TFT-LCD Module LQ084V1DG21 Sharp Corporation, Osaka, Japan Feedback on this product FeedbackFeedback on this manual Xxvi Introduction About the PB926EJ-S On page 1-3 shows the layout of the PB926EJ-S PB926EJ-S layout PB926EJ-S architecture Time of year clock with backup battery Field Programmable Gate-Array Fpga that implements System architecture Shows the architecture of the PB926EJ-S Displays 2 ARM926EJ-S PXP Development Chip3 PB926EJ-S Fpga RealView Logic Tile expansion Clock generators MemoryDebug and test interfaces Ensuring safety PrecautionsPreventing damage ARM DUI Getting Started Setting up the RealView Platform Setting the configuration switches Boot memory configuration Switch Default Function in default position Selecting the boot deviceDefault switch positions S1-2 S1-1 Device LED Indicators LED indicatorsLists the PB926EJ-S LED indicators and their function Color Device Function LED ID Boot Monitor configuration Connecting Jtag debugging equipment Jtag connection USB debug port connection Connecting the Trace Port Analyzer Example of MultiTrace and Jtag connection Example of RealView ICE and RealView Trace About using trace Trace connector and adaptor board Supplying power Power connectors Running the Boot Monitor Using the PB926EJ-S Boot Monitor and platform libraryBoot Monitor commands Boot Monitor commands Lists the commands for the Boot MonitorCommand Action Boot Monitor Configure commands Lists the commands for the Debug subsystemBoot Monitor Debug commands Lists the commands for the NOR Flash subsystem Boot Monitor NOR flash commands Rebuilding the Boot Monitor Boot Monitor NOR flash commands CommandAction Getting Started Loading Boot Monitor into NOR flash For RealView DebuggerFrom the Debug menu → Include Commands Redirecting character output to hardware devices Rebuilding the platform library Building an application with the platform library Loading and running an application from NOR flash Load region in flash Using a boot script to run an image automatically ARM DUI DMA on Fpga onInterrupts on Hardware Description ARM926EJ-S PXP Development Chip 1 ARM926EJ-S PXP Development Chip overview ARM926EJ-S PXP Development Chip block diagram ARM926EJ-S CPU is a member of the ARM9 Thumb family. Embedded Trace Macrocell ETM provides signals for off-chipThis high-performance, low-power Vector Floating-Point VFP ARM926EJ-S r0p3 macrocell is a 32-bit cached processor with Memory controllers Configuration control Synchronous serial port Configuration switches Configuration from the DEV Chip Reconfig pushbutton Configuration signals from SYSCFGDATAx Restoring the default configuration AHB bridges and the bus matrix Simultaneous access Example of multiple masters AHB map Core APB and DMA APB map Memory interface Memory devices AHB monitor AHB monitor connection Fpga Shows the architecture of the Fpga on the PB926EJ-S Fpga configuration For details on Fpga components, see Fpga image 1 this is the image supplied with the board Localdone Globaldone Hardware Description Reset controller Reset and reconfiguration logic 11 PB926EJ-S reset logic Memory Reset levelDefault values Registers Peripherals 12 Reset signal sequence See -4 on page 3-29 for a description of the reset signals 13 Programmable reset level Memory aliasing at reset NSTATICCS1 if one of BOOTCSSEL10 is not b11 14 Boot memory remap logic Reset signal descriptions Reset signalsDescribes reset signals Name Function NPLLRESET NPBRESETNPBSDCRECONFIG NPORESET Usbwakeup Reset timing 15 Power-on reset and configuration timing Power supply control 16 Standby switch and power-supply control Clock architecture Clock domains for the PB926EJ-S are shown in Figure Clock domains for the PB926EJ-S are ARM926EJ-S PXP Development Chip Timing the Ethernet bus. HCLKM2 typically generated from Where it can be used as the CPU clock for low-power modeSignal nGLOBALCLKEN from Z50 on the Logic Tile indicates to Controller interface to the Fpga ARM DUI 1 ARM926EJ-S PXP Development Chip clocks 18 ARM926EJ-S PXP Development Chip internal multiplexors Lists the clock signals HCLKM2, HCLKS, PLLCLKEXT, GLOBALCLK, Default operationXtalclkdrv Xtalclkext 19 Default clock sources and frequencies Xtalclkext Example of changing the CPU and bus clock frequencies Operating the AHB bridges in asynchronous mode 20 Clock sources for asynchronous AHB bridges HCLKM2M2F HCLKCTRL70HCLKM1M2F HCLKSMF2F Hclkctrl signal HCLKM2 driven by Default value of HCLKCTRL70 is 0xE0Hclkctrl signal HCLKM1 driven by HCLKM1 selection Hclks selection Hclkctrl signal Hclks driven byICS307 programmable clock generators HCLKSL2S and HCLKSL2F from tile Clcdclkext Selecting the low-frequency clocks in power-saving mode Selecting slow start Peripheral clocks 10 Globalclk selection RealView Logic Tile clocksXTALCLK/GLOBALCLK driven by 22 Example of selecting a tile clock for the AHB S bridge Clock multiplexor logic 23 Clock multiplexors Advanced Audio Codec Interface, Aaci 12 Audio system specificationCharacteristic Value PCM No link Passive microphone on CODECMIC1 and CODECMIC2 13 AC’97 audio debug signals on J45 Pin number Signal name Description Character LCD controller 25 Character display Clcdc interface 26 Display interface Chip Reference Manual for interface details 14 Display interface signals Signal Description DMA 27 DMA channels 15 DMA signals for external devices USBETHA82 Ethernet interfaceUSBETHD310 TPO+ , TPO About the Smsc LAN91C111 ARM DUI 29 Gpio block diagram Gpio interface Interrupts 30 External and internal interrupt sources Hardware Description 31 KMI block diagram Keyboard/Mouse Interface, KMI Memory Card Interface, MCI 17 MMC/SD interface signalsSignal Widebus mode SD only MMC mode default MMC or SD operation Card insertion and removal Card interface description 32 MMI interface CARDINx 18 MMC signalsMCIPWRx MCIxDAT30 PCI interface 33 PCI bridge 19 Serial bus addresses Slave address Slave device Bit 20 Serial bus signalsSerial bus interface Sbscl Smart Card interface, SCI 35 SCI block diagram NSCICLKENx SCIDATAIN0, SCICLKIN0, and SCIDETECT0 signals.SCICLKINx SCICLKOUTx 36 SSP block diagram Synchronous Serial Port, SSP 22 SSP signal descriptions Name Description ARM DUI User switches and LEDs 37 Switch and LED interface Uart interface 38 UARTs block diagram SERxRTS NDRVINEN0SERxTXD SERxDTR a 23 Serial interface signal assignment 41 OTG243 block diagram USB interface 24 USB interface signal assignment Signal name Direction Description Test, configuration, and debug interfaces 42 Test and debug connectors, links, and LEDs Jtag debug normal mode Jtag and USB debug port support Jtag configuration mode 25 Jtag related signals Jtag signalsName Description Function Return TCK 25 Jtag related signals Name Description FunctionRtck NCFGEN Dbgack NRTCKEN 43 Jtag connector signals 44 Jtag signal routing 45 RealView Logic Tile Jtag circuitry ChipScope integrated logic analyzer Embedded trace support Ethernet on MBX on Timers on Uart on Sdram Memory map4KB Memory map Peripheral Location Interrupt a PIC Address Region SIC Size Vectored Interrupt Controller PIC PIC Uart 0 Interface Dev. chip PIC 2GB PCISIC ARM Data bus memory map Configuration and initialization Remapping of boot memory Enable Sdram at Switch is ON, the corresponding Bootcssel signal is HighRemoving boot remapping and enabling Sdram at Simplified version of the remap logic is shown in -14 on Programmer’s Reference Booting from NOR flash Booting from NOR flash Booting from static expansion memory Booting from static expansion memory Booting from AHB expansion memory Booting from AHB expansion Memory characteristics Memory banks Status and system control registers Name Address Accessa Reset Description Level Register map for system control registers Applycfgword active ID Register, Sysid Switch Register, SysswID Register, Sysid bit assignment Bits Access Description Describes the PB926EJ-S ID Register assignment LED Register, Sysled Sysled Oscillator registers, SYSOSCx Shows the bit assignment of the registers Lock Register, Syslock Describes the PB926EJ-S Lock Register bit assignment Configuration registers SYSCFGDATAx 6 100Hz Counter, SYS100HZ Configuration register Bits Power-on Description Reset state High CFGHCLKEXTDIVSEL20, clock control PLL feedback see ARM926EJ-S PXP Development Chip clocks on HIGH, then expansion memory is aliased to Flag and Nonvolatile Flag Registers Register name Address Access Reset by DescriptionFlag registers, SYSFLAGx and SYSNVFLAGx Flag and Nonvolatile Flag Set Registers Bits Access Description Reset Control Register, Sysresetctl11 Reset level control PCI Control Register, Syspcictl 12 MCI control Flash Control Register, SysflashClcd Control Register, Sysclcd 13 Flash control 14 Sysclcd 14 Sysclcd register 14 2.2 inch LCD Control Register Sysclcdser Boot Select Register, Sysbootcs15 Sysclcdser register 16 Sysbootcs 16 Boot configuration switches Miscellaneous System Control Register, Sysmisc 16 24MHz Counter, SYS24MHZPnINTA LOW DMA peripheral map registers, SYSDMAPSRx Name Address Access DescriptionSYS DMAPSR1 = USB a Oscillator reset registers, SYSOSCRESETx 19 shows the bit assignment of the registers 20 Oscillator test registers Name Address Access Description Oscillator test registers, SYSTESTOSCx Property Value AHB monitor21 AHB monitor implementation DMA PrimeCell Modifications 22 Aaci implementation Bit Access Description 23 Modified Aaci PeriphID3 register Character LCD display 24 Character LCD display implementation Charrd CharcomChardat Charmask 26 Character LCD display commands An overview of the commands available is listed in TableCommand Bit Description Pattern Color LCD Controller, Clcdc 27 Clcdc implementation Chip Display resolutions and display memory organization28 PrimeCell Clcdc register differences VGA Sanyo 3.8in panel Qvga 10MHz, 0x2C2A Svga 800x600 on Svga 36MHz, 0x2CACEpson 2.2in panel Qcif 10MHz, 0x2C2A 320x240 ARM DUI CLD21 CLD23CLD22 CLD20 Direct Memory Access Controller and mapping registers 32 Dmac implementation 33 shows the DMA channel allocation 33 DMA channels DMA Requester 21 SYSDMAP0-2 mapping register format 34 DMA mapping register format Ethernet 35 Ethernet implementation 36 Gpio implementation General Purpose Input/Output, GpioGpio 38 SIC implementation Interrupt controllers37 VIC Primary Interrupt Controller implementation Fpga 38 SIC implementation PropertyValue Primary interrupt controllerDmana VICINTSOURCE31 40 Interrupt signals to primary interrupt controllerBit Interrupt source a Description External interrupt from secondary controller Pwrfail GNDMBX Clcd Secondary interrupt controller 42 Interrupt signals to secondary interrupt controller Bit Interrupt Description Source Handling interrupts Example 4-1 Clearing and re-enabling SCI0 card out interrupt Example 4-2 Pseudo code for SIC SCI1 card out interrupt Example 4-3 Clearing and re-enabling SCI1 card out interrupt SCI1IMSC SCI1CARDOUTIM 43 KMI implementation Keyboard and Mouse Interface, KMIKMI 13 MBX 44 MBX implementation Move video coprocessor MultiMedia Card Interfaces, MCIx 45 MCI implementation Register values MultiPort Memory Controller, Mpmc46 Mpmc implementation Mpmcclkout runs 47 Sdram register valuesAddress Register name Value Description Offset SDRAM32M16BRCX32 +0x144 MPMCDynamicRasCas2 48 PCI controller implementation PCI controllerDmac Address Name Access Description Control registers Map register formats are shown in -25 and -54 on PCIIMAPx registers50 PCI controller registers Bits Description Pciselfid registerPciflags register 52 Pciselfid register format PCISMAPx registers Map register format is shown in -29 and Table PCI configuration54 PCISMAPx register format Locating the self-config header table 57 PCI configuration space header Address Configuration word function Default Offset Value Configuring the PCI interface Limitations of the PCI interface Interrupt Acknowledge Ignored Not available Real Time Clock, RTC 59 RTC implementation Sbcontrols 60 Serial bus implementation Property ValueSbcontrol Sbcontrolc Dynamic expansion E2PROM 63 SCI implementation ARM PrimeCell Synchronous Serial Port Controller PL022 Register, Sysclcd on Synchronous Static Memory Controller, Ssmc 65 Ssmc implementation 67 Register values for Intel flash, async page mode Address Name of Ssmc Value Description Register 68 Register values for Samsung Sram SMBCR4 SMBWSTOENR4SMBWSTWENR4 SMBWSTBRDR4 System Controller See also Status and system control registers on Timers 72 Timer implementation Uart 73 Uart implementation PrimeCell Modifications 74 USB implementation Address Description Vector Floating Point, VFP9 76 VFP9 implementation Watchdog 77 Watchdog implementation 102 Signal Descriptions Signal name Description Signals associated with the SSP are shown in Table A-1Table A-1 SSP signal assignment Synchronous Serial Port interface Pin Signal Description Smart Card interface Table A-3 Signals on expansion connector Signal Pin Signal name Top Bottom Table A-4 Serial plug signal assignmentPB926EJ-S provides four serial transceivers SER1DTR a SER2DTR a SER3DTR a Figure A-5 shows the USB connectors Figure A-6 Audio connectors Audio Codec interface MMC and SD flash card interface Figure A-7 MMC/SD card socket pin numbering Table A-5 lists the signal assignments Clle GND Clac Clcp Cllp Clfp Table A-6 Clcd Interface board connector J18 Pin SignalClcd display interface LCDID0 LCDID2 ClpowerPWR3V5VSWITCH Vlcd Vddposswitch Vddnegswitch Tsmiso LCDID3 Tsmosi LCDID4 Lcdxwr GND LCDSD0 Lcdxrd Lcdxcs Figure A-9 Clcd Interface connector J18 Table A-7 VGA connector signals Pin Description VGA display interface Figure A-11 Gpio connector Each data pin has an on-board 10KΩ pullup resistor to Keyboard KMI0, J24 Mouse KMI1, J23 Pin Signal Function Table A-8 Mouse and keyboard port signal descriptionsKeyboard and mouse interface Table A-9 Ethernet signals Pin Signal Signals on the Ethernet cable are shown in Table A-9Pin RealView Logic Tile header connectors Figure A-14 HDRX, HDRY, and Hdrz upper pin numbering Hdrx signals Table A-10 Hdrx J9 signals Platform signal Tile Pin Signal Table A-10 Hdrx J9 signals Platform signal Tile Pin Signal HCLKM1DRVL2S SmcancelwaitHBUSREQM2 HWRITEM2 HDATAM29 HDATAM27HDATAM28 HDATAM210 Hdry signals Table A-11 Hdry J12 signals Platform signal Tile signal Pin Signal Hmastlocks HRESPS0Hreadys Hsels HDATAS6 HDATAS5Ltclcp Ltclle Platform signal Tile signal Pin Table A-12 Hdrz J8 signalsHdrz EXPSMADDR17 EXPSMADDR15EXPSMADDR16 EXPSMADDR18 Table A-12 Hdrz J8 signals Platform signal Tile signal Pin HCLKM1RESF2L Clkposupout Ctdi BOOTCSSEL7 FpgaimageClknegdnin Dtdoin Dtdoout HCLKSRESF2L Clknegupout EXPSMDATAS3 EXPSMDATAS1EXPSMDATAS2 EXPSMDATAS4 EXPSMDATAS27 EXPSMDATAS26HBURSTM10 HPROTM13 HADDRM120 HADDRM119HDATAM112 HDATAM111 Figure A-15 Test points and debug connectors Test and debug connections Jtag on page A-36 Test point Signal FunctionThis section contains the following subsections Overview of test points REFCLK1 SCIDATAOUTTDD0Intclk SPARE2 Jtag USB debug port Trace connector pinout Table A-14 Trace connector J14 Channel Pin Figure A-18 Embedded logic analyzer connector J33 Figure A-19 AMP Mictor connector Table A-15 AHB monitor connector J17 Channel Pin Fpga debug connector pinout Table A-16 Fpga debug connector J39 Channel Pin Specifications Bus interface characteristics Electrical specificationTable B-1 shows the PB926EJ-S electrical characteristics Current requirements Powered from DCPowered from J34 or PCI bus Table B-2 Current requirements from DC System Typical Max Loading on supply voltage rails Default clock rates for reliable operation are Clock rate restrictions Hwrite , HTRANS10 , HSIZE20 , HBURST20 , HRESETn inputAHB bus timing HTRANS10 , HSIZE20 , HBURST20 , and write data Memory timing Peripheral timing Scirefclk ClcdclkSspclk Mechanical details Figure B-1 shows the mechanical outline of the PB926EJ-S ARM DUI Connectors on page C-15 Clcd Display and Adaptor Board Figure C-1 Clcd adaptor board connectors bottom view About the Clcd display and adaptor board Figure C-2 Small Clcd enclosure Figure C-3 Large Clcd enclosure Clcd Display and Adaptor Board Installing the Clcd display Figure C-5 Clcd adaptor board connection TDK ConfigurationLCD power control CXA-L0612VJL Switchedvddneg Switchedvddneg Switchedfixed Clpower SwitchedvddposFixedswitch Invio Figure C-6 Clcd buffer and power supply control links VBAT21 Touchscreen controller interfaceTouchscreen interface architecture AUX21 Touch Example C-1 SSP to Tsci interface setup SSP and Tsci ConfigurationTouchscreen controller programmer’s interface Example C-2 Configuring and reading the Tsci interface Interface connector ConnectorsTable C-4 Clcd interface connector J2 Pin Signal LCD prototyping connector Table C-5 LCD prototyping connector J1 Signal Pin Touchscreen prototyping connector Inverter prototyping connector Table C-8 A/D and keypad J13 Signal Pin 5 A/D and keypad connectorAUX1 GND AUX2 VBAT1 VBAT2 Mechanical layout Figure C-9 Clcd adaptor board mechanical layout ARM DUI PCI Backplane and Enclosure Connecting the PB926EJ-S to the PCI enclosure PCI Backplane and Enclosure Setting the backplane configuration switches A socket, the socket is bypassed by an automatic switch Connecting two PB926EJ-S boards Figure D-2 Multiple boards on PCI bus Backplane hardware Figure D-3 PCI backplane CLK66ACTIVE Table D-1 LED indicatorsCLK33ACTIVE CLK133ACTIVE Table D-3 Power and reset switches Table D-2 Configuration switchesSwitch Signal Description Test point Signal Description Figure D-4 Jtag signal flow on the PCI backplane 3V3 12V Power connectorTable D-5 ATX power connector Signal Pin NPSON Table D-6 Mictor connector pinout Logic analyzer connectorChannel Pin Table D-6 Mictor connector pinout Channel Pin Jtag connectorSignals on the Jtag connector J5 are shown in Figure D-6 SPARE4 Memory Expansion Boards Figure E-1 Dynamic memory board block diagram About memory expansion Memory board configuration Operation without expansion memory Table E-1 Memory width encoding Memory width selection on the static memory boardWidth Figure E-3 Memory board installation locations Fitting a memory board Eeprom contents Table E-2 Chip Select information block Function Address Value Offset Address Contents Offset Figure E-4 Chip select information block EXPnCS memory device string CS6 access time in 0.1ps LSB Address Contents Example contents DYCS3 memory size in bytes Connector pinout Expansion connector DATA2 DATA0DATA1 DATA3 ADDR1 ADDR0ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 NRAS Table E-6 Static memory connector signalsPin No Signal NCAS Table E-6 Static memory connector signals Pin No Signal Vddio a NCS3 ADDR2NCS4 NCS2 NIRQ ADDR15 NCS0 ADDR16ADDR17 ADDR18 Figure E-6 Dynamic memory board layout RealView Logic Tile About the RealView Logic Tile Fitting a RealView Logic Tile Figure F-2 RealView Logic Tile fitted on PB926EJ-S Header connectors Variable I/O levels Figure F-3 HDRX, HDRY, and Hdrz upper pin numbering RealView Logic Tile I/O Figure F-4 RealView Logic Tile tristate for I/O RealView Logic Tile clocks Table F-1 RealView Logic Tile clock signals RealView Logic Tile ARM AHB buses used by the Fpga and RealView Logic Tiles AHB M1 AHB S Example RealView Logic Tile implementation Figure F-6 Bus signals for RealView Logic Tile and Fpga Reset DnTRST pulse Configuring the USB Debug Connection Installing the RealView ICE Micro Edition driver Installing the RealView Developer Suite Installing the RealView ICE Micro Edition driver on Windows Select Specify a location Configuring the USB Debug Connection Changes to RealView Debugger Figure G-1 Nodes added to Connection Control window Using the USB debug port to connect RealView Debugger Figure G-2 The Connection Control window Figure G-3 ARM926EJ-S PXP Development Chip detected Figure G-5 Error shown when no devices are detected Configuring the USB Debug Connection Using the Debug tab of the RealView Debugger Register pane There are three groups of settings True Global PropertiesFalse Jtagclocktype Device Properties Semihosting Properties ARM DUI Jtag Uart AaciAHB MCI LCD ReconfigDMA KMI LED Move Uart SYS ResetctlTCM SCI SSP Uart Xtalclkdrv