PCI Functional Description | LSI 53C875A guide

line. This command is intended for use with bulk sequential data transfers where the memory system and the requesting master might gain some performance advantage by reading to a cache line boundary rather than a single memory cycle. The Read Line function in the LSI53C875A takes advantage of the PCI 2.2 specification regarding issuing this command.

If the cache mode is disabled, Read Line commands are not issued.

If the cache mode is enabled, a Read Line command is issued on all read cycles, except nonprefetch opcode fetches, when the following conditions are met:

•The CLSE (Cache Line Size Enable, bit 7, DMA Control (DCNTL) register) and ERL (Enable Read Line, bit 3, DMA Mode (DMODE) register) bits are set.

•The Cache Line Size register must contain a legal burst size value in Dwords (2, 4, 8, 16, 32, 64, or 128) and that value is less than or equal to the DMA Mode (DMODE) burst size.

•The transfer will cross a Dword boundary but not a cache line boundary.

When these conditions are met, the chip issues a Read Line command instead of a Memory Read during all PCI read cycles. Otherwise, it issues a normal Memory Read command.

Read Multiple with Read Line Enabled – When both the Read Multiple and Read Line modes are enabled, the Read Line command is not issued if the above conditions are met. Instead, a Read Multiple command is issued, even though the conditions for Read Line are met.

If the Read Multiple mode is enabled and the Read Line mode is disabled, Read Multiple commands are issued if the Read Multiple conditions are met.

PCI Functional Description

2-7

Image 29

LSI 53C875A technical manual PCI Functional Description

Contents

C e m b e r 2 0 0 Technical Manual Trademark Acknowledgment Organization Audience Ansi Conventions Used in This Manual PCI Special Interest GroupRevision Record Revision Date Remarks ViPreface Contents Chapter Signal Descriptions Chapter Registers Figures Contents Tables IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR XivContents Chapter General Description Typical LSI53C875A System Application Benefits of Ultra Scsi New Features in the LSI53C875A LSI53C875A Benefits Summary TolerANT Technology Scsi Performance Ease of Use PCI PerformanceIntegration Scripts RAM Flexibility Testability Reliability Chapter Functional Description PCI Addressing PCI Functional Description Configuration Space PCI Bus Commands and Functions Supported Interrupt Acknowledge Command PCI Bus Commands and Encoding Types for the LSI53C875ASpecial Cycle Command CBE30 Command Type Supported as Master Supported as Slave 2.4 I/O Write Command 2.3 I/O Read CommandReserved Command Memory Read Command Memory Read Line Command Memory Read Multiple CommandDual Address Cycle DAC Command PCI Functional Description Memory Write and Invalidate Command PCI Cache Mode Issuing Cache Commands Enabling Cache Mode Memory Write Caching Memory Read Caching Host Memory PCI Cache Mode Alignment Read Example Examples Write Example Write Example Memory-to-Memory Moves Scsi Functional Description Scripts Processor Phase Mismatch Handling in Scripts Internal Scripts RAM Hardware Control of Scsi Activity LED 3 64-Bit Addressing in Scripts Designing an Ultra Scsi System Using the Scsi Clock Quadrupler Prefetching Scripts Instructions Load and Store Instructions Opcode Fetch Burst Capability Scsi Loopback Mode Jtag Boundary Scan Testing Parity Options Bit Name Location Description Bits Used for Parity Control and Generation Scsi Parity Control Scsi Parity Errors and Interrupts Parity Checking/Generation DMA Fifo Data Paths DMA Fifo Sections Asynchronous Scsi Send LSI53C875A Host Interface Scsi Data Paths Synchronous Scsi Send Synchronous Scsi Receive Asynchronous Scsi Receive Scsi Termination Scsi Bus Interface Regulated Termination for Ultra Scsi Select/Reselect During Selection/Reselection Determining the Data Transfer Rate Synchronous Operation Determining the Synchronous Transfer Rate Scsi Control Three SCNTL3 Register, Bits 20 CCF20 Scsi Control Three SCNTL3 Register, Bits 64 SCF20Scsi Transfer Sxfer Register, Bits 75 TP20 Ultra Scsi Synchronous Data Transfers Registers Interrupt HandlingPolling and Hardware Interrupts Functional Description Fatal vs. Nonfatal Interrupts Masking Stacked Interrupts Halting in an Orderly Fashion Read Interrupt Status Zero ISTAT0 Sample Interrupt Service Routine Chained Block Moves Wide Scsi Send Bit Block Move and Chained Block Move Instructions Sodl Register Wide Scsi Receive BitSwide Register Chained Block Move Scripts Instruction Parallel ROM Interface MAD31 Available Memory Space Parallel ROM Support Serial Eeprom Interface Default Download Mode No Download Mode Power ManagementMode a Serial Eeprom Data Format Byte Name Description Power State D1 Power State D0Power States Configuration Register Bits Power State D3 Power State D2 Functional Description Chapter Signal Descriptions LSI53C875A Functional Signal Grouping LSI53C875A Functional Signal Grouping Internal Pull-ups on LSI53C875A Signals Signal DescriptionsSignal Name Pull-up Current Conditions for Pull-up LSI53C875A Internal Pull-ups System Signals PCI Bus Interface SignalsSystem Signals Type Strength Description Bus Command and Byte Enables are Address and Data SignalsAddress and Data Signals Initialization Device Select is used as a chip select Interface Control SignalsInterface Control Signals Error Reporting Signals Arbitration SignalsArbitration Signals Error Reporting Signals Interrupt Signal Scsi Bus Interface SignalsScsi Bus Interface Signal Interrupt Signal Scsi Control Signals Scsi SignalsScsi Signals 10 Scsi Control Signals 11 Gpio Signals Gpio SignalsScsi General Purpose I/O pin. Optionally Scsi General Purpose I/O pin. This pin 12 ROM Flash and Memory Interface Signals ROM Flash and Memory Interface Signals Memory Address/Data Bus. This bus is used Test Interface Signals13 Test Interface Signals 14 Power and Ground Signals Power and Ground Signals MAD Bus Programming 15 Decode of MAD Pins MAD Bus Programming Signal Descriptions Chapter Registers PCI Configuration Registers VIDVendor ID150 RegistersVendor ID Read Only Enable Parity Error Response Command Read/WriteDevice ID Read Only DIDDevice ID150 EBM WIEEMS EIS SSE DPERMA RTA DPR RegisterRevision ID Rev ID Read Only RIDRevision ID70 Register 0x0C Registers 0x09-0x0B Register 0x0F Register 0x0DRegister 0x0E BAR1 BAR0 Registers 0x1C-0x27 Registers 0x18-0x1BRegisters 0x28-0x2B Registers 0x2C-0x2D Subsystem ID Read Only Registers 0x2E-0x2FSID Subsystem ID 150 Expansion ROM Base Address 310 Expansion ROM Base Address Read/WriteErba Register 0x3C Registers 0x35-0x3BCapabilities Pointer Read Only CPCapabilities Pointer70 Interrupt Line Read/Write ILInterrupt Line70 Register 0x3E Register 0x3DRegister 0x3F MGMINGNT70 Pmes D1S D2SDSI APS Dslt DsclPEN Bridge Support Extensions Pmcsrbse Read Only DATAData70 Scsi RegistersData Read Only Scsi Register Address Map Arbitration Mode ARB10 Arbitration Mode Bits 1Scsi Control Zero SCNTL0 Read/Write Simple Arbitration Start Start Sequence5 Full Arbitration, Selection/Reselection AAP WatnEPC DHP EXCADB RST CONAesp Iarb SSTStart Scsi Transfer0 Scsi Control Two SCNTL2 Read/Write Chained ModeSDU Scsi Disconnect Unexpected Slphben SlpmdWSS VUE0 WSRWide Scsi Receive0 Ultra Scsi EnableScsi Control Three SCNTL3 Read/Write USE SCF20 Synchronous Clock Conversion Factor Enable Wide ScsiEWS CCF20 Clock Conversion Factor ENC RRESRE TP20 Scsi Synchronous Transfer Period Scsi Transfer Sxfer Read/Write Bits Period ns Mbytes/s Synch CLK MHzTransfer Rate MO40 Max Scsi Synchronous Offset Synchronous Offset Maximum Synchronous Offset Encoded Destination Scsi ID Scsi Destination ID Sdid Read/WriteGeneral Purpose GPREG0 Read/Write Gpio Sfbr Scsi First Byte Received70 Scsi First Byte Received Sfbr Read/Write ACK REQBSY SEL Register 0x0B Register 0x0AVAL Enid SACK/ Status SREQ/ StatusSBSY/ Status SSEL/ Status Abrt MdpeSSI SIR Scsi Registers OLF ILFORF WOA AIPLOA SSTAT2 bit Scsi Synchronous Data Fifo Word CountBytes or Words SDP0L OLF1 ILF1ORF1 Ldsc SPL1SDP1 DSA Abort Operation Srst Software Reset6Interrupt Status Zero ISTAT0 Read/Write Sigp Signal ProcessSEM Semaphore Dipdma Interrupt Pending0 Sipscsi Interrupt Pending1 Syncirqd FlshSrun MBOX0 Mailbox Zero70 Mailbox Zero MBOX0 Read/WriteMailbox One MBOX1 Read/Write MBOX1 Mailbox One70 FMTByte Empty in DMA FIFO70 Chip Test Zero CTEST0 Read/WriteChip Test One CTEST1 Read Only FFLByte Full in DMA FIFO70 CIO Register 0x1ADdir Dack TeopDreq CLF Register 0x1BFLF DMA Fifo Dfifo Registers 0x1C-0x1FTemp 58Registers FBL3 BdisZSD Srtm Chip Test Five CTEST5 Read/Write FBL20 Fifo Byte ControlAdck Clock Address Incrementor DFS BbckMasr BL2 DBC Dfdma FIFO70 Dcmd DMA Command70 DMA Command Dcmd Read/Write DSP Registers 0x2C-0x2FDnad Dsps DMA Scripts Pointer Save310 DMA Scripts Pointer Save Dsps Read/WriteScratch Register a Scratcha Read/Write Scratcha Scratch Register a 310 BL10 Burst Length DMA Mode Dmode Read/Write Destination I/O Memory Enable Source I/O Memory EnableERLEnable Read Line3 Siom Burst Opcode Fetch Enable Enable Read MultipleErmp BOF Master Data Parity Error Bus Fault DMA Interrupt Enable Dien Read/WriteScripts Interrupt Instruction Received Reserved Illegal Instruction Detected Register 0x3B Register 0x3AClse PFF Irqmirq Mode3 Single Step ModeSSM STDStart DMA Operation2 IRQ DisableIrqd COMLSI53C700 Compatibility0 Adder Registers 0x3C-0x3F0x40 RSL CMPSGE UDC GEN STO Scsi Interrupt Status Zero SIST0 Read Only HTHHandshake-to-Handshake Timer Expired0Initiator Mode Phase Mismatch Target Mode SATN/ Active This bit is set when an arbitration only or full arbitration Scsi RST/ Received Parity ErrorPAR Scsi Interrupt Status One SIST1 Read Only HTH Handshake-to-Handshake Timer ExpiredScsi Longitudinal Parity Slpar Read/Write Slpar Scsi Longitudinal Parity70 Data Bytes Running Slpar Scsi Wide Residue Swide Read/Write Memory Access Control Macntl Read/WriteSwide Scsi Wide Residue70 TYP DRD DWRPscpt Scpts Scripts Gpiogpio Enable10 Gpio EnableScsi Timer Zero STIME0 Read/Write HTH30 Handshake-to-HandshakeTimer Period SEL30 Selection Time-Out30 Hthsf HthbaGensf Register 0x4B Register 0x4A Ssaid Register 0x4CSLT ART Sclk Register 0x4DISO QEN Qsel Register 0x4ESCE ROF AWS SZMEXT LOW STR Register 0x4F Timer Test Mode Disable Single Initiator ResponseS16 Bit System TTM Sidlscsi Input Data Latch150 STWScsi Input Data Latch Sidl Read Only Lock Register 0x53 Chip Control 0 CCNTL0 Read/Write Enable Phase Mismatch JumpEnpmj Pmjctl Jump Control6 Dils EnndjDisfc 64TIMOD ZmodeDdac EN64TIBMV Enable 64-Bit Direct BmovEN64DBMV Scsi Bus Data Lines Sbdl Read Only Register 0x5A-0x5B 64-Bit Scripts SelectorsRegisters 0x5C-0x5F Registers 0x60-0x9F Memory Move Read Selector Mmrs Read/Write Registers 0xA0-0xA3Mmrs Memory Move Read Selector Mmrs Registers 0xA8-0xAB Registers 0xA4-0xA7Mmws SFS Registers 0xB0-0xB3 Registers 0xAC-0xAFDRS Sbms Registers 0xB4-0xB7 Phase Mismatch Jump RegistersRegisters 0xB8-0xBB Registers 0xBC-0xBF Registers 0xC4-0xC7 Registers 0xC0-0xC3PMJAD1 PMJAD2 RBC Registers 0xC8-0xCBRegisters 0xCC-0xCF Entry Storage Address ESA Read/Write Registers 0xD0-0xD3ESA Entry Storage Address 310 SBC Registers 0xD4-0xD7Registers 0xD8-0xDA Registers 0xDC-0xDF Register 0xDBRegisters 0xE0-0xFF Csbc Scsi Scripts Low Level Register Interface Mode High Level Scsi Scripts Mode Instruction Description Sample OperationScripts Instructions Scsi Scripts Instruction Set Scripts Overview First Dword Block Move Instruction Table Indirect Bit Addressing Direct AddressingTIA Command Not Used Don’t Care OPC Instruction Defined Target ModeOPCOpCode27 Initiator Mode SCSIP20 Scsi Phase2624 TC230 Transfer Counter230 Scsi Information Transfer PhaseScsi Phase I/O Instruction Target Mode Initiator ModeSecond Dword Start Address 310 OPC20 OpCode 2927 IT10 Instruction Type I/O Instruction 3130Reselect Instruction Instruction Defined Wait Select Instruction Disconnect InstructionSet Instruction Clear Instruction Select Instruction Wait Reselect Instruction Wait Disconnect Instruction TITable Indirect Mode25 Relative Addressing Mode Table Indirect DirectRelative Bit Table Relative Command Table Offset Absolute Jump Offset Set/Clear Satn Set/Clear Sack Reserved IT10 Instruction Type Read/Write Instruction 3130 Read/Write InstructionsO20 Operator 2624 Use data8/SFBR A60 Register Address A60 2216 Read-Modify-Write Cycles Read/Write Instructions Move To/From Sfbr Cycles Transfer Control Instructions Jump Instruction IT10 Instruction Type Transfer Control 3130Transfer Control Instructions Return Instruction Call Instruction Interrupt-on-the-Fly Instruction Interrupt Instruction RARelative Addressing Mode23 Scsi Phase ComparisonsJump/Call an Absolute Address Jump/Call a Relative Address Jump If True/False Bit 2 is assertedJMP Wait for Valid Phase Compare PhaseCompare Data WVP DCV Memory Move InstructionsData Compare Value Jump Address 310 No Flush IT20 Instruction Type Memory Move 3129Reserved 2825 Dsps Register 310 Read/Write System Memory from Scripts Third Dword Load and Store InstructionsTemp Register 310 Bit A1 Bit A0 Number of Bytes Allowed to Load and Store DSA Relative IT20 Instruction Type 3129Reserved 2726 No Flush Store instruction only Bit Source Destination DMA Control Dcntl register is set This bit has no effect unless the Prefetch Enable bit Scsi Scripts Instruction Set DC Characteristics Chapter Electrical Specifications Absolute Maximum Stress Ratings1 Symbol Parameter Min Max Unit Test ConditionsOperating Conditions1 Input Capacitance Bidirectional Signals-GPIO0FETCH/, GPIO1MASTER/, GPIO24 Bidirectional Signals-MAD70, MAS/10, MCE/, MOE/, MWE Output Signal-TDO Output Signal-SERR TolerANT Technology Electrical CharacteristicsOutput Signals-IRQ/, MAC/TESTOUT, REQ Pqfp Symbol Parameter Min1 Max Unit Test Conditions Rise and Fall Time Test Condition Input Current as a Function of Input Voltage 12 External Clock1 AC CharacteristicsSymbol Parameter Min Max Unit Interrupt Output Reset Input PCI and External Memory Interface Timing Diagrams Electrical Specifications Target Timing 15 PCI Configuration Register ReadPCI Configuration Register Read 10 PCI Configuration Register Write 16 PCI Configuration Register Write 11 32-Bit Operating Register/SCRIPTS RAM Read 17 32-Bit Operating Register/SCRIPTS RAM Read 12 64-Bit Address Operating Register/SCRIPTS RAM Read 18 64-Bit Address Operating Register/SCRIPTS RAM Read 13 32-Bit Operating Register/SCRIPTS RAM Write 19 32-Bit Operating Register/SCRIPTS RAM Write 14 64-Bit Address Operating Register/SCRIPTS RAM Write 20 64-Bit Address Operating Register/SCRIPTS RAM Write 21 Nonburst Opcode Fetch, 32-Bit Address and Data Initiator Timing 15 Nonburst Opcode Fetch, 32-Bit Address and Data 22 Burst Opcode Fetch, 32-Bit Address and Data 16 Burst Opcode Fetch, 32-Bit Address and Data 23 Back-to-Back Read, 32-Bit Address and Data 17 Back-to-Back Read, 32-Bit Address and Data 24 Back-to-Back Write, 32-Bit Address and Data 18 Back-to-Back Write, 32-Bit Address and Data 25 Burst Read, 32-Bit Address and Data 19 Burst Read, 32-Bit Address and Data 26 Burst Read, 64-Bit Address and Data 20 Burst Read, 64-Bit Address and Data 27 Burst Write, 32-Bit Address and Data 21 Burst Write, 32-Bit Address and Data 28 Burst Write, 64-Bit Address and 32-Bit Data 22 Burst Write, 64-Bit Address and 32-Bit Data 29 External Memory Read External Memory Timing 23 External Memory Read STOP/ Driven by LSI53C875A 30 External Memory Write External Memory Write timings start on 24 External Memory Write Data Byte Enable Address out from MOE/, MCE/ High Driven by LSI53C875A Higher Valid Write Data CBE30 Byte Enable Data Byte Enable Out Lower Address Data LSI53C875A-Data Data Byte Enable Data Out Slow Memory ≤ 128 Kbytes Read Cycle Symbol Parameter Min 30 Slow Memory ≤ 128 Kbytes Write Cycle Slow Memory ≤ 128 Kbytes Write Cycle ≤ 64 Kbytes ROM Read Cycle 32 ≤ 64 Kbyte ROM Write Cycle ≤ 64 Kbyte ROM Write Cycle 37 Initiator Asynchronous Send Scsi Timing Diagrams 34 Initiator Asynchronous Receive 38 Initiator Asynchronous Receive 35 Target Asynchronous Send 39 Target Asynchronous Send 41 SCSI-1 Transfers 5.0 Mbytes 40 Target Asynchronous Receive Symbol Parameter Min Max Unit 37 Initiator and Target Synchronous Transfer 38 LSI53C875A 160-Pin Pqfp Mechanical Drawing Package Diagrams Pin Pqfp P3 Mechanical Drawing Sheet 2 44 160 Pqfp Pin List by Location Signal Pin Pin BGA Mechanical Drawing NC1 45 169 BGA Pin List by Location Appendix a Register Summary Table A.2 LSI53C875A Scsi Register Map Register Summary Scratch Registers C-RSCRATCHC-SCRATCHR Table A.2 LSI53C875A Scsi Register Map Register Summary Appendix B External Memory Interface Diagram Examples Figure B.2 64 Kbyte Interface with 150 ns Memory External Memory Interface Diagram Examples Figure B.4 512 Kbyte Interface with 150 ns Memory Index Symbols IX-2Index SGE 4-74,4-77 SI Numerics IX-4Index IX-5 IX-6Index IX-7 IX-8Index IX-9 IX-10Index Customer Feedback Excellent Good Average Fair Poor Reader’s Comments California Distributors by State New York Direct Sales Representatives by State Component and HAB North America Sales Offices and Design Resource Centers Korea Australia Hong Kong International Distributors