Texas Instruments TMS320TCI6486 guide

EMAC Port Registers

www.ti.com

5.28 Receive Channel 0-7 Free Buffer Count Register (RXnFREEBUFFER)

The receive channel 0-7 free buffer count register (RXnFREEBUFFER) is shown in Figure 70 and described in Table 64.

	Figure 70. Receive Channel n Free Buffer Count Register (RXnFREEBUFFER)
31			16

			Reserved

			R-0
15			0

			RXnFREEBUF

			WI-0
tLEGEND: R = Read only; R/W = Read/Write; WI = Write to increment; -n= value after reset
	Table 64. Receive Channel n Free Buffer Count Register (RXnFREEBUFFER) Field Descriptions

Bit	Field	Value	Description

31-16	Reserved	0	Reserved

15-0	RXnFREEBUF		Receive free buffer count. These bits contain the count of free buffers available. The
			RXFILTERTHRESH value is compared with this field to determine if low priority frames should be
			filtered. The RXnFLOWTHRESH value is compared with this field to determine if receive flow
			control should be issued against incoming packets (if enabled). This is a write-to-increment field.
			This field rolls over to zero on overflow. If hardware flow control or QOS is used, the host must
			initialize this field to the number of available buffers (one register per channel). The EMAC
			decrements (by the number of buffers in the received frame) the associated channel register for
			each received frame. The host must write this field with the number of buffers that have been freed
			due to host processing.

124	C6472/TCI6486 EMAC/MDIO	SPRUEF8F –March 2006 –Revised November 2010
		Submit Documentation Feedback

Copyright © 2006–2010, Texas Instruments Incorporated

Image 124

Texas Instruments TMS320TCI6486 manual Receive Channel 0-7 Free Buffer Count Register RXnFREEBUFFER

Contents

Users Guide Submit Documentation Feedback Preface Fifo Control Register Fifocontrol Appendix a Appendix B List of Figures Transmit Interrupt Mask Set Register Txintmaskset List of Tables MAC Control Register Maccontrol Field Descriptions Read This First Features Purpose of the Peripheral Functional Block Diagram Emac and Mdio Block Diagram Serial Management Interface Pins Signal DescriptionEMAC1EN Pin Description Value Description Industry Standards Compliance Statement Emac Clock Specifications Clock ControlMII Clocking Rmii Clocking Memory Map Gmii ClockingRgmii Clocking 5 S3MII Clocking EMAC0 Interface Selection Pins EMAC1 Interface Selection PinsSystem-Level Connections MACSEL020, MACSEL110, and EMAC1EN Decoding Media Independent Interface MII Connections S3MII Rgmii Rmii Emac and Mdio Signals for MII Interface Signal Name Description Emac and Mdio Signals for Rmii Interface Reduced Media Independent Interface Rmii ConnectionsRmtxen Rmcrsdv Gigabit Media Independent Interface Gmii Connections Rmrxer Emac and Mdio Signals for Gmii Interface Gmtclk Emac and Mdio Signals for Rgmii Interface RgtxcRgtxctl Rgrefclk Rgrxctl Ethernet Configuration with S3MII Interface Emac and Mdio Signals for S3MII Interface S3MII Multi-PHY Configuration S3MII Switch Configuration Ethernet Protocol Overview Ethernet Frame FormatEthernet Frame Description Field Bytes Description Multiple Access Protocol Packet Buffer Descriptors Programming InterfaceBasic Descriptors Typical Descriptor Linked List Transmit and Receive Descriptor Queues Transmit and Receive Emac Interrupts Transmit Buffer Descriptor Format Example 1. Transmit Descriptor in C Structure FormatSOP EOP Owner EOQ Tdown Pass Cmplt CRC Next Descriptor Pointer Buffer PointerBuffer Offset Buffer Length End-of-Packet EOP Flag Ownership Owner FlagEnd-of-Queue EOQ Flag Teardown Complete Tdowncmplt Flag Receive Buffer Descriptor Format Example 2. Receive Descriptor in C Structure Format Next Descriptor Pointer Jabber Flag Oversize FlagFragment Flag Undersized Flag Communications Port Programming Interface Cppi Ethernet Multicore Interrupt Combiner Emic Module Emic Block Diagram Pacing Block Evtout Timed Delay State Machine Tdsm Tdsm State Transition Diagram DSM State Transition Diagram Divide-by-N State Machine DSM Transmit Pacer and Interrupt Combiner Tpic Transmit Pacer and Interrupt Combiner Receive Pacer and Interrupt Combiner Rpic Receive Pacer and Interrupt Combiner Common Interrupt Combiner CIC Management Data Input/Output Mdio ModuleMdio Module Components PHY Register User Access Mdio Clock GeneratorGlobal PHY Detection and Link State Monitoring Active PHY Monitoring Mdio Module Operational Overview Initializing the Mdio Module Writing Data to a PHY Register Example of Mdio Register Access CodeReading Data From a PHY Register Example 3. Mdio Register Access Macros #define PHYREGreadregadr, phyadr Emac Module Emac Module Components Emac Module Operational Overview Media Independent Interfaces Data ReceptionReceive Control Receive Inter-Frame Interval Collision-Based Receive Buffer Flow Control Ieee 802.3X Based Receive Buffer Flow Control Data Transmission Transmit ControlCRC Insertion Adaptive Performance Optimization APO Back Off Transmit Flow Control Receive DMA Host Configuration Packet Receive OperationSpeed, Duplex, and Pause Frame Support Receive Channel Enabling Hardware Receive QOS Support Host Free Buffer Tracking Receive Channel Teardown Receive Frame Classification Promiscuous Receive Mode Rxmbpenable BitsReceive Frame Treatment Summary Frame Treatment Transmit DMA Host Configuration Packet Transmit OperationReceive Overrun Middle-of-Frame Overrun Treatment Transfer Node Priority Receive and Transmit LatencyTransmit Channel Teardown Reset Considerations Software Reset ConsiderationsHardware Reset Considerations Rgmii Transmission Initialization Enabling the EMAC/MDIO PeripheralEmic Module Initialization Mdio Module Initialization Emac Module Initialization Interrupt Support Emac Module Interrupt Events and RequestsTransmit Packet Completion Interrupts Receive Packet Completion Interrupts Statistics Interrupt Host Error InterruptMdio Module Interrupt Events and Requests Power Management User Access Completion InterruptEmulation Considerations Link Change Interrupt Emulation Control Soft Free Ewintctl Registers Rpic RegistersRpcfg Registers Mdiouser Mdiolint Stat Host Rpcfg Register Field Descriptions TimecfgCntcfg Bit Field Rpstat Registers Rpstat Register Field Descriptions Tpcfg Registers Tpic RegistersTpcfg Register Field Descriptions Prescalar Configuration Register Pscfg Tpstat RegistersTpstat Register Field Descriptions Prescalecfg Management Data Input/Output Mdio Registers IntroductionAcronym Register Description Mdio Version Register Version Mdio Version Register Version Field DescriptionsModid Revmaj Revmin Bit Field Value Description Mdio Control Register Control Mdio Control Register Control Field Descriptions PHY Acknowledge Status Register Alive PHY Acknowledge Status Register Alive Field Descriptions PHY Link Status Register Link PHY Link Status Register Link Field Descriptions 31-2 Reserved Linkint Masked Userintraw Userint Maskset Mdio User Command Complete Interrupt Mask Clear Register Maskclear Mdio User Access Register 0 USERACCESS0 Mdio User Access Register 0 USERACCESS0 Field Descriptions Mdio User PHY Select Register 0 USERPHYSEL0 Linksel LinkintenbPhyadrmon Linksel Mdio User Access Register 1 USERACCESS1 Mdio User Access Register 1 USERACCESS1 Field Descriptions Mdio User PHY Select Register 1 USERPHYSEL1 Mdio User PHY Select Register 1 USERPHYSEL1 Ethernet Media Access Controller Emac Registers Offset Acronym Register Description Network Statistics Registers FRAME1024TUP NetoctetsRxsofoverruns Rxmofoverruns Transmit Identification and Version Register Txidver TxidentRtlver Txmajorver Txminorver Rtlver Transmit Control Register Txcontrol Field Descriptions Transmit Control Register TxcontrolTxen Transmit Teardown Register Txteardown Transmit Teardown Register Txteardown Field Descriptions Rxident Receive Identification and Version Register RxidverRtlver Rxmajorver Rxminorver Receive Control Register Rxcontrol Field Descriptions Receive Control Register RxcontrolRxen Receive Teardown Register Rxteardown Receive Teardown Register Rxteardown Field DescriptionsRxtd Nrdy Rxtdnch Transmit Interrupt Status Unmasked Register Txintstatraw Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Mask Set Register Txintmaskset Transmit Interrupt Mask Clear Register Txintmaskclear Transmit Interrupt Mask Clear Register Txintmaskclear MAC Input Vector Register Macinvector MAC Input Vector Register Macinvector Field Descriptions MAC End-of-Interrupt Vector Register Maceoivector MAC End-of-Interrupt Vector Register Maceoivector Receive Interrupt Status Unmasked Register Rxintstatraw Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Mask Set Register Rxintmaskset Receive Interrupt Mask Clear Register Rxintmaskclear Receive Interrupt Mask Clear Register Rxintmaskclear MAC Interrupt Status Unmasked Register Macintstatraw Host Stat Pend MAC Interrupt Status Masked Register Macintstatmasked MAC Interrupt Status Masked Register Macintstatmasked MAC Interrupt Mask Set Register Macintmaskset Host Stat MaskHostmask Statmask MAC Interrupt Mask Clear Register Macintmaskclear MAC Interrupt Mask Clear Register Macintmaskclear Rxpasscrc Rxqosen Rxnochain RxcmfenRxcsfen Rxcefen Rxcafen Rxpromch Rxbroadch RxbroadenRxmulten Rxmultch Receive Unicast Enable Set Register Rxunicastset RXCH7EN Receive Unicast Clear Register Rxunicastclear Receive Unicast Clear Register Rxunicastclear Receive Maximum Length Register Rxmaxlen Receive Maximum Length Register Rxmaxlen Field Descriptions Receive Buffer Offset Register Rxbufferoffset Receive Buffer Offset Register Rxbufferoffset Rxfilterthresh Reserved RXnFLOWTHRESH Receive Channel 0-7 Free Buffer Count Register RXnFREEBUFFER MAC Control Register Maccontrol MAC Control Register Maccontrol Field Descriptions Rxfifoflowen CmdidleTxptype GIG MAC Status Register Macstatus MAC Status Register Macstatus Field DescriptionsTxerrcode Txerrch Rxerrcode RxerrchRgmiigig Rgmiifullduplex Emulation Control Register Emcontrol Emulation Control Register Emcontrol Field DescriptionsSoft Free Soft Fifo Control Register Fifocontrol Fifo Control Register Fifocontrol Field DescriptionsRxfifoflowthresh Txcellthresh MAC Configuration Register Macconfig MAC Configuration Register Macconfig Field DescriptionsTxcelldepth Rxcelldepth Addresstype Maccfig Txcelldepth Soft Reset Register Softreset Soft Reset Register Softreset Field Descriptions MACSRCADDR0 MACSRCADDR1 MAC Source Address Low Bytes Register MacsrcaddrloMACSRCADDR0 MACSRCADDR2 MACSRCADDR3 MACSRCADDR4 MACSRCADDR5 MAC Source Address High Bytes Register MacsrcaddrhiMACSRCADDR2 MAC Hash Address Register 1 MACHASH1 Field Descriptions MAC Hash Address Register 1 MACHASH1Bit Field Value Description 31-0 MAC Hash Address Register 2 MACHASH2 MAC Hash Address Register 2 MACHASH2 Field Descriptions Back Off Test Register Bofftest Back Off Test Register Bofftest Field DescriptionsRndnum Collcount Transmit Pacing Algorithm Test Register Tpacetest Paceval Receive Pause Timer Register Rxpause Field Descriptions Receive Pause Timer Register RxpausePausetimer Transmit Pause Timer Register Txpause Transmit Pause Timer Register Txpause Field Descriptions MAC Address Low Bytes Register Macaddrlo MAC Address Low Bytes Register Macaddrlo Field DescriptionsValid Match Channel Filt MACADDR0 MACADDR1 Valid MACADDR2 MACADDR3 MACADDR4 MACADDR5 MAC Address High Bytes Register MacaddrhiMACADDR2 MAC Index Register Macindex MAC Index Register Macindex Field Descriptions TXnHDP RXnHDP Transmit Channel 0-7 Completion Pointer Register TXnCP Transmit Channel n Completion Pointer Register TXnCP Receive Channel 0-7 Completion Pointer Register RXnCP Receive Channel n Completion Pointer Register RXnCP Network Statistics Registers Statistics Register Field DescriptionsGood Receive Frames Register Rxgoodframes Broadcast Receive Frames Register Rxbcastframes Receive CRC Errors Register Rxcrcerrors Receive Alignment/Code Errors Register RxaligncodeerrorsMulticast Receive Frames Register Rxmcastframes Pause Receive Frames Register Rxpauseframes Receive Oversized Frames Register Rxoversized Receive Jabber Frames Register RxjabberReceive Undersized Frames Register Rxundersized Receive Frame Fragments Register Rxfragments Filtered Receive Frames Register Rxfiltered Receive QOS Filtered Frames Register RxqosfilteredReceive Octet Frames Register Rxoctets Good Transmit Frames Register Txgoodframes Broadcast Transmit Frames Register Txbcastframes Multicast Transmit Frames Register TxmcastframesPause Transmit Frames Register Txpauseframes Deferred Transmit Frames Register Txdeferred Transmit Multiple Collision Frames Register Txmulticoll Transmit Underrun Error Register TxunderrunTransmit Late Collision Frames Register Txlatecoll Transmit Octet Frames Register Txoctets Transmit Carrier Sense Errors Register TxcarriersenseTransmit and Receive 64 Octet Frames Register FRAME64 Network Octet Frames Register Netoctets 156 Appendix a Glossary Term Definition Appendix B Revision History DSP Products ApplicationsRfid