www.ti.com | EMAC Port Registers |
5.30 MAC Status Register (MACSTATUS)
The MAC status register (MACSTATUS) is shown in Figure 72 and described in Table 66.
Figure 72. MAC Status Register (MACSTATUS)
31 | 30 | 24 |
IDLE
23
Reserved
20 | 19 | 18 | 16 |
TXERRCODE
Reserved
TXERRCH
|
| |||
15 | 12 | 11 | 10 | 8 |
RXERRCODE
Reserved
RXERRCH
|
|
|
| |||
7 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved
RDMIIGIG
RGMIIFULLDUPLEX
RXQOSACT
RXFLOWACT
TXFLOWACT
LEGEND: R/W = Read/Write; R = Read only;
Table 66. MAC Status Register (MACSTATUS) Field Descriptions
Bit | Field | Value | Description |
|
|
|
|
31 | IDLE |
| EMAC idle bit. This bit is set to 0 at reset; one clock after reset it goes to 1. |
|
| 0 | The EMAC is not idle |
|
| 1 | The EMAC is in the idle state |
|
|
|
|
Reserved | 0 | Reserved | |
|
|
|
|
TXERRCODE |
| Transmit host error code. These bits indicate that EMAC detected transmit DMA related host | |
|
|
| errors. The host should read this field after a host error interrupt (HOSTPEND) to determine |
|
|
| the error. Host error interrupts require a hardware reset in order to recover. A zero packet |
|
|
| length is an error, but it is not detected. |
|
| 0 | No error |
|
| 1h | SOP error; the buffer is the first buffer in a packet, but the SOP bit is not set in software. |
|
| 2h | Ownership bit not set in SOP buffer |
|
| 3h | Zero next buffer descriptor pointer without EOP |
|
| 4h | Zero buffer pointer |
|
| 5h | Zero buffer length |
|
| 6h | Packet length error (sum of buffers < packet length) |
|
|
|
|
19 | Reserved | 0 | Reserved |
|
|
|
|
TXERRCH | Transmit host error channel. These bits indicate on which transmit channel the host error | ||
|
|
| occurred. This field is cleared to 0 on a host read. |
|
| 0 | The host error occurred on transmit channel 0. |
|
| 1h | The host error occurred on transmit channel 1. |
|
| 2h | The host error occurred on transmit channel 2. |
|
| 3h | The host error occurred on transmit channel 3. |
|
| 4h | The host error occurred on transmit channel 4. |
|
| 5h | The host error occurred on transmit channel 5. |
|
| 6h | The host error occurred on transmit channel 6. |
|
| 7h | The host error occurred on transmit channel 7. |
|
|
|
|
SPRUEF8F | C6472/TCI6486 EMAC/MDIO | 127 |
Submit Documentation Feedback |
|
|
Copyright ©
