
www.ti.com | EMAC Functional Architecture |
Figure 7. S3MII Multi-PHY Configuration
Device #1
TXD
TX_SYNC
TX_CLK
RXD
RX_SYNC
RX_CLK
MHZ_125_CLK
Device #2
TXD
TX_SYNC
TX_CLK
RXD
RX_SYNC
RX_CLK
MHZ_125_CLK
Device #n
TXD
TX_SYNC
TX_CLK
RXD
RX_SYNC
RX_CLK
MHZ_125_CLK
|
|
|
|
| ||
|
|
|
|
| ||
XO |
|
|
|
|
| |
|
| clock buffer |
|
|
| |
|
|
|
|
| ||
|
|
|
|
|
| |
|
|
|
|
|
|
|
External
logic
element
buffer
S3MII
P0_TXD P0_RXD
P1_TXD P1_RXD
Pn_TXD Pn_RXD
RX_SYNC
RX_CLK
SPRUEF8F | C6472/TCI6486 EMAC/MDIO | 27 |
Submit Documentation Feedback |
|
|
Copyright ©