www.ti.com

MDIO Registers

4.10 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)

The MDIO user command complete interrupt mask set register (USERINTMASKSET) is shown in Figure 37 and described in Table 30.

Figure 37. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)

31

 

 

16

Reserved

 

 

 

 

 

 

 

R-0

 

 

 

15

2

1

0

 

 

 

Reserved

 

USERINT

 

MASKSET

 

 

 

 

 

R-0

 

R/WC-0

LEGEND: R = Read only; R/WC = Read/Write 1 to clear; -n= value after reset

Table 30. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field

Descriptions

Bit

Field

Value

Description

 

 

 

 

31-2

Reserved

0

Reserved

 

 

 

 

1-0

USERINTMASKSET

 

MDIO user interrupt mask set for USERINTMASKED[1:0] respectively. Setting a bit to 1 will

 

 

 

enable MDIO user command complete interrupts for that particular USERACCESS register.

 

 

 

MDIO user interrupt for a particular USERACCESS register is disabled if the corresponding bit

 

 

 

is 0. Writing a 0 to this register has no effect.

 

 

 

 

SPRUEF8F –March 2006 –Revised November 2010

C6472/TCI6486 EMAC/MDIO

85

Submit Documentation Feedback

 

 

Copyright © 2006–2010, Texas Instruments Incorporated

Page 85
Image 85
Texas Instruments TMS320TCI6486 manual Maskset, Userintmaskset