Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320TCI6486 manual Transmit Pacer and Interrupt Combiner Tpic

Models: TMS320TCI6486

1 160

Download 160 pages 19.23 Kb

Page 45

www.ti.com

EMAC Functional Architecture

2.7.4Transmit Pacer and Interrupt Combiner (TPIC)

The transmit pacer and interrupt combiner (TPIC) block performs the following functions:

•Optionally implements pacing for transmit events.

•Combines the output of the pacer module based on the settings of the bits 8 to 15 in the EW_INTCTL register and generates a single MACTXINT interrupt per the C64x+ megamodule.

•Receives a single PS_TICK and forwards it to all the pacing blocks.

•Allows, per interrupt enabling or disabling of the interrupts, the setting of bits 8 to 15 in the EW_INTCTL register.

Figure 18 shows the block diagram of transmit pacer and interrupt combiner (TPIC). TXEVT is an interrupt from EMAC.

Figure 18. Transmit Pacer and Interrupt Combiner

	Transmitpacerandinterruptcombiner
TXEVT[0]	Pacingblock
	EW_INTCTL[8]
TXEVT[1]	Pacingblock
	EW_INTCTL[9]
TXEVT[2]	Pacingblock
	EW_INTCTL[10]
TXEVT[3]	Pacingblock
	EW_INTCTL[11]	MACTXINT
	EW_INTCTL[11]
TXEVT[4]	Pacingblock
	EW_INTCTL[12]
TXEVT[5]	Pacingblock
	EW_INTCTL[13]
TXEVT[6]	Pacingblock
	EW_INTCTL[14]
TXEVT[7]	Pacingblock
	EW_INTCTL[15]
PS_TICK	EW_INTCTL[15:8]

SPRUEF8F –March 2006 –Revised November 2010

C6472/TCI6486 EMAC/MDIO

45

Submit Documentation Feedback

Copyright © 2006–2010, Texas Instruments Incorporated

Image 45

Texas Instruments TMS320TCI6486 manual Transmit Pacer and Interrupt Combiner Tpic

Contents

Users Guide Submit Documentation Feedback Preface Fifo Control Register Fifocontrol Appendix B Appendix aList of Figures Transmit Interrupt Mask Set Register Txintmaskset List of Tables MAC Control Register Maccontrol Field Descriptions Read This First Purpose of the Peripheral FeaturesEmac and Mdio Block Diagram Functional Block DiagramSignal Description Serial Management Interface PinsEMAC1EN Pin Description Value DescriptionIndustry Standards Compliance Statement Clock Control Emac Clock SpecificationsMII Clocking Rmii ClockingGmii Clocking Memory MapRgmii Clocking 5 S3MII ClockingEMAC1 Interface Selection Pins EMAC0 Interface Selection PinsSystem-Level Connections MACSEL020, MACSEL110, and EMAC1EN DecodingS3MII Rgmii Rmii Media Independent Interface MII ConnectionsSignal Name Description Emac and Mdio Signals for MII InterfaceReduced Media Independent Interface Rmii Connections Emac and Mdio Signals for Rmii InterfaceRmtxen RmcrsdvRmrxer Gigabit Media Independent Interface Gmii ConnectionsGmtclk Emac and Mdio Signals for Gmii InterfaceRgtxc Emac and Mdio Signals for Rgmii InterfaceRgtxctl RgrefclkRgrxctl Ethernet Configuration with S3MII Interface Emac and Mdio Signals for S3MII Interface S3MII Multi-PHY Configuration S3MII Switch Configuration Ethernet Frame Format Ethernet Protocol OverviewEthernet Frame Description Field Bytes DescriptionMultiple Access Protocol Programming Interface Packet Buffer DescriptorsBasic Descriptors Transmit and Receive Descriptor Queues Typical Descriptor Linked ListTransmit and Receive Emac Interrupts Example 1. Transmit Descriptor in C Structure Format Transmit Buffer Descriptor FormatSOP EOP Owner EOQ Tdown Pass Cmplt CRCBuffer Pointer Next Descriptor PointerBuffer Offset Buffer LengthOwnership Owner Flag End-of-Packet EOP FlagEnd-of-Queue EOQ Flag Teardown Complete Tdowncmplt FlagExample 2. Receive Descriptor in C Structure Format Receive Buffer Descriptor FormatNext Descriptor Pointer Oversize Flag Jabber FlagFragment Flag Undersized FlagEthernet Multicore Interrupt Combiner Emic Module Communications Port Programming Interface CppiEmic Block Diagram Evtout Pacing BlockTdsm State Transition Diagram Timed Delay State Machine TdsmDivide-by-N State Machine DSM DSM State Transition DiagramTransmit Pacer and Interrupt Combiner Transmit Pacer and Interrupt Combiner TpicReceive Pacer and Interrupt Combiner Receive Pacer and Interrupt Combiner RpicManagement Data Input/Output Mdio Module Common Interrupt Combiner CICMdio Module Components Mdio Clock Generator PHY Register User AccessGlobal PHY Detection and Link State Monitoring Active PHY MonitoringInitializing the Mdio Module Mdio Module Operational OverviewExample of Mdio Register Access Code Writing Data to a PHY RegisterReading Data From a PHY Register #define PHYREGreadregadr, phyadr Example 3. Mdio Register Access MacrosEmac Module Components Emac ModuleEmac Module Operational Overview Data Reception Media Independent InterfacesReceive Control Receive Inter-Frame IntervalIeee 802.3X Based Receive Buffer Flow Control Collision-Based Receive Buffer Flow ControlTransmit Control Data TransmissionCRC Insertion Adaptive Performance Optimization APOTransmit Flow Control Back OffPacket Receive Operation Receive DMA Host ConfigurationSpeed, Duplex, and Pause Frame Support Receive Channel EnablingHost Free Buffer Tracking Hardware Receive QOS SupportReceive Frame Classification Receive Channel TeardownRxmbpenable Bits Promiscuous Receive ModeReceive Frame Treatment Summary Frame TreatmentPacket Transmit Operation Transmit DMA Host ConfigurationReceive Overrun Middle-of-Frame Overrun TreatmentReceive and Transmit Latency Transfer Node PriorityTransmit Channel Teardown Software Reset Considerations Reset ConsiderationsHardware Reset Considerations Rgmii TransmissionEnabling the EMAC/MDIO Peripheral InitializationEmic Module Initialization Mdio Module InitializationEmac Module Initialization Emac Module Interrupt Events and Requests Interrupt SupportTransmit Packet Completion Interrupts Receive Packet Completion InterruptsHost Error Interrupt Statistics InterruptMdio Module Interrupt Events and Requests User Access Completion Interrupt Power ManagementEmulation Considerations Link Change InterruptSoft Free Emulation ControlRpic Registers Ewintctl RegistersRpcfg Registers Mdiouser Mdiolint Stat HostTimecfg Rpcfg Register Field DescriptionsCntcfg Bit FieldRpstat Register Field Descriptions Rpstat RegistersTpic Registers Tpcfg RegistersTpcfg Register Field Descriptions Tpstat Registers Prescalar Configuration Register PscfgTpstat Register Field Descriptions PrescalecfgIntroduction Management Data Input/Output Mdio RegistersAcronym Register Description Mdio Version Register Version Field Descriptions Mdio Version Register VersionModid Revmaj Revmin Bit Field Value DescriptionMdio Control Register Control Field Descriptions Mdio Control Register ControlPHY Acknowledge Status Register Alive Field Descriptions PHY Acknowledge Status Register AlivePHY Link Status Register Link Field Descriptions PHY Link Status Register Link31-2 Reserved Linkint Masked Userintraw Userint Maskset Maskclear Mdio User Command Complete Interrupt Mask Clear RegisterMdio User Access Register 0 USERACCESS0 Field Descriptions Mdio User Access Register 0 USERACCESS0Linksel Linkintenb Mdio User PHY Select Register 0 USERPHYSEL0Phyadrmon LinkselMdio User Access Register 1 USERACCESS1 Field Descriptions Mdio User Access Register 1 USERACCESS1Mdio User PHY Select Register 1 USERPHYSEL1 Mdio User PHY Select Register 1 USERPHYSEL1Ethernet Media Access Controller Emac Registers Offset Acronym Register Description Network Statistics Registers Netoctets FRAME1024TUPRxsofoverruns RxmofoverrunsTxident Transmit Identification and Version Register TxidverRtlver Txmajorver Txminorver RtlverTransmit Control Register Txcontrol Transmit Control Register Txcontrol Field DescriptionsTxen Transmit Teardown Register Txteardown Field Descriptions Transmit Teardown Register TxteardownReceive Identification and Version Register Rxidver RxidentRtlver Rxmajorver Rxminorver Receive Control Register Rxcontrol Receive Control Register Rxcontrol Field DescriptionsRxen Receive Teardown Register Rxteardown Field Descriptions Receive Teardown Register RxteardownRxtd Nrdy RxtdnchTransmit Interrupt Status Unmasked Register Txintstatraw Transmit Interrupt Status Masked Register Txintstatmasked Transmit Interrupt Status Masked Register TxintstatmaskedTransmit Interrupt Mask Set Register Txintmaskset Transmit Interrupt Mask Clear Register Txintmaskclear Transmit Interrupt Mask Clear Register TxintmaskclearMAC Input Vector Register Macinvector Field Descriptions MAC Input Vector Register MacinvectorMAC End-of-Interrupt Vector Register Maceoivector MAC End-of-Interrupt Vector Register MaceoivectorReceive Interrupt Status Unmasked Register Rxintstatraw Receive Interrupt Status Masked Register Rxintstatmasked Receive Interrupt Status Masked Register RxintstatmaskedReceive Interrupt Mask Set Register Rxintmaskset Receive Interrupt Mask Clear Register Rxintmaskclear Receive Interrupt Mask Clear Register RxintmaskclearHost Stat Pend MAC Interrupt Status Unmasked Register MacintstatrawMAC Interrupt Status Masked Register Macintstatmasked MAC Interrupt Status Masked Register MacintstatmaskedHost Stat Mask MAC Interrupt Mask Set Register MacintmasksetHostmask StatmaskMAC Interrupt Mask Clear Register Macintmaskclear MAC Interrupt Mask Clear Register MacintmaskclearRxcmfen Rxpasscrc Rxqosen RxnochainRxcsfen Rxcefen Rxcafen RxpromchRxbroaden RxbroadchRxmulten Rxmultch RXCH7EN Receive Unicast Enable Set Register RxunicastsetReceive Unicast Clear Register Rxunicastclear Receive Unicast Clear Register RxunicastclearReceive Maximum Length Register Rxmaxlen Field Descriptions Receive Maximum Length Register RxmaxlenReceive Buffer Offset Register Rxbufferoffset Receive Buffer Offset Register RxbufferoffsetRxfilterthresh Reserved RXnFLOWTHRESH Receive Channel 0-7 Free Buffer Count Register RXnFREEBUFFER MAC Control Register Maccontrol Field Descriptions MAC Control Register MaccontrolCmdidle RxfifoflowenTxptype GIGMAC Status Register Macstatus Field Descriptions MAC Status Register MacstatusTxerrcode TxerrchRxerrch RxerrcodeRgmiigig RgmiifullduplexEmulation Control Register Emcontrol Field Descriptions Emulation Control Register EmcontrolSoft Free SoftFifo Control Register Fifocontrol Field Descriptions Fifo Control Register FifocontrolRxfifoflowthresh TxcellthreshMAC Configuration Register Macconfig Field Descriptions MAC Configuration Register MacconfigTxcelldepth Rxcelldepth Addresstype Maccfig TxcelldepthSoft Reset Register Softreset Field Descriptions Soft Reset Register SoftresetMAC Source Address Low Bytes Register Macsrcaddrlo MACSRCADDR0 MACSRCADDR1MACSRCADDR0 MAC Source Address High Bytes Register Macsrcaddrhi MACSRCADDR2 MACSRCADDR3 MACSRCADDR4 MACSRCADDR5MACSRCADDR2 MAC Hash Address Register 1 MACHASH1 MAC Hash Address Register 1 MACHASH1 Field DescriptionsBit Field Value Description 31-0 MAC Hash Address Register 2 MACHASH2 Field Descriptions MAC Hash Address Register 2 MACHASH2Back Off Test Register Bofftest Field Descriptions Back Off Test Register BofftestRndnum CollcountPaceval Transmit Pacing Algorithm Test Register TpacetestReceive Pause Timer Register Rxpause Receive Pause Timer Register Rxpause Field DescriptionsPausetimer Transmit Pause Timer Register Txpause Field Descriptions Transmit Pause Timer Register TxpauseMAC Address Low Bytes Register Macaddrlo Field Descriptions MAC Address Low Bytes Register MacaddrloValid Match Channel Filt MACADDR0 MACADDR1 ValidMAC Address High Bytes Register Macaddrhi MACADDR2 MACADDR3 MACADDR4 MACADDR5MACADDR2 MAC Index Register Macindex Field Descriptions MAC Index Register MacindexTXnHDP RXnHDP Transmit Channel n Completion Pointer Register TXnCP Transmit Channel 0-7 Completion Pointer Register TXnCPReceive Channel n Completion Pointer Register RXnCP Receive Channel 0-7 Completion Pointer Register RXnCPStatistics Register Field Descriptions Network Statistics RegistersGood Receive Frames Register Rxgoodframes Broadcast Receive Frames Register RxbcastframesReceive Alignment/Code Errors Register Rxaligncodeerrors Receive CRC Errors Register RxcrcerrorsMulticast Receive Frames Register Rxmcastframes Pause Receive Frames Register RxpauseframesReceive Jabber Frames Register Rxjabber Receive Oversized Frames Register RxoversizedReceive Undersized Frames Register Rxundersized Receive Frame Fragments Register RxfragmentsReceive QOS Filtered Frames Register Rxqosfiltered Filtered Receive Frames Register RxfilteredReceive Octet Frames Register Rxoctets Good Transmit Frames Register TxgoodframesMulticast Transmit Frames Register Txmcastframes Broadcast Transmit Frames Register TxbcastframesPause Transmit Frames Register Txpauseframes Deferred Transmit Frames Register TxdeferredTransmit Underrun Error Register Txunderrun Transmit Multiple Collision Frames Register TxmulticollTransmit Late Collision Frames Register Txlatecoll Transmit Carrier Sense Errors Register Txcarriersense Transmit Octet Frames Register TxoctetsTransmit and Receive 64 Octet Frames Register FRAME64 Network Octet Frames Register Netoctets 156 Appendix a Glossary Term Definition Appendix B Revision History Products Applications DSPRfid