www.ti.com

Ethernet Media Access Controller (EMAC) Registers

5.30 MAC Status Register (MACSTATUS)

The MAC status register (MACSTATUS) is shown in Figure 70 and described in Table 69.

Figure 70. MAC Status Register (MACSTATUS)

31

30

24

23

20

19

18

16

IDLE

 

Reserved

 

TXERRCODE

Rsvd

 

TXERRCH

R-0

 

R-0

 

R-0

R-0

 

R-0

 

15

12

11

10

 

 

8

 

 

RXERRCODE

Reserved

RXERRCH

 

 

 

R-0

R-0

 

 

R-0

 

 

7

 

3

2

 

1

0

 

 

Reserved

 

RXQOSACT

RXFLOWACT

TXFLOWACT

 

 

R-0

 

R-0

 

R-0

R-0

LEGEND: R = Read only; R/W = Read/Write; -n= value after reset

 

 

 

 

 

Table 69. MAC Status Register (MACSTATUS) Field Descriptions

Bit

Field

Value

Description

 

31

IDLE

 

EMAC idle bit. This bit is set to 0 at reset; one clock after reset it goes to 1.

 

 

0

The EMAC is not idle.

 

 

 

1

The EMAC is in the idle state.

 

30-24

Reserved

0

Reserved

 

23-20

TXERRCODE

0-Fh

Transmit host error code. These bits indicate that EMAC detected transmit DMA related host errors.

 

 

 

The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host

 

 

 

error interrupts require hardware reset in order to recover. A 0 packet length is an error, but it is not

 

 

 

detected.

 

 

 

0

No error

 

 

 

1h

SOP error; the buffer is the first buffer in a packet, but the SOP bit is not set in software.

 

 

2h

Ownership bit not set in SOP buffer

 

 

 

3h

Zero next buffer descriptor pointer without EOP

 

 

 

4h

Zero buffer pointer

 

 

 

5h

Zero buffer length

 

 

 

6h

Packet length error (sum of buffers is less than packet length)

 

19

Reserved

0

Reserved

 

18-16

TXERRCH

0-7h

Transmit host error channel. These bits indicate which transmit channel the host error occurred on.

 

 

 

This field is cleared to 0 on a host read.

 

 

 

0

The host error occurred on transmit channel 0

 

 

 

1h

The host error occurred on transmit channel 1

 

 

 

2h

The host error occurred on transmit channel 2

 

 

 

3h

The host error occurred on transmit channel 3

 

 

 

4h

The host error occurred on transmit channel 4

 

 

 

5h

The host error occurred on transmit channel 5

 

 

 

6h

The host error occurred on transmit channel 6

 

 

 

7h

The host error occurred on transmit channel 7

 

15-12

RXERRCODE

0-Fh

Receive host error code. These bits indicate that EMAC detected receive DMA related host errors.

 

 

 

The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host

 

 

 

error interrupts require hardware reset in order to recover.

 

 

 

0

No error

 

 

 

2h

Ownership bit not set in SOP buffer

 

 

 

4h

Zero buffer pointer

 

11

Reserved

0

Reserved

 

112

Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)

SPRUEQ6–December 2007

Submit Documentation Feedback

Page 112
Image 112
Texas Instruments TMS320DM646x manual MAC Status Register Macstatus Field Descriptions

TMS320DM646x specifications

The Texas Instruments TMS320DM646x series is a powerful family of digital media processors designed to handle high-performance applications in video, imaging, and audio processing. These devices leverage advanced technologies to deliver efficient processing capabilities for a variety of embedded systems, making them ideal for multimedia solutions.

At the core of the TMS320DM646x is the versatile DSP architecture, which optimizes performance for digital signal processing tasks. This architecture allows for real-time processing, enabling the devices to handle complex algorithms necessary for image and video compression, thereby meeting the rigorous demands of modern multimedia applications.

One of the standout features of the TMS320DM646x series is its dual-core architecture. This consists of a Digital Signal Processor (DSP) alongside an ARM-based application processor. The DSP is predominantly employed for critical processing tasks, allowing it to execute high-throughput data streams efficiently, while the ARM processor manages control tasks and user interfaces. This division of labor enhances overall system performance and responsiveness.

The series supports a wide range of video formats and technologies, including HD video encoding and decoding, which accommodates HD resolution content essential for today’s multimedia applications. Furthermore, the TMS320DM646x integrates hardware accelerators for video compression standards such as H.264 and MPEG-4, which significantly reduce the processing burden on the CPU, resulting in lower power consumption and higher efficiency.

Networking capabilities are another significant feature of the TMS320DM646x. With support for Ethernet, the device can handle streaming media applications and connectivity, facilitating the transmission of high-quality audio and video over the internet. This connectivity is crucial for developing robust IPTV and streaming solutions.

Power management is a primary focus in the design of the TMS320DM646x series. The processors are built to operate efficiently with minimal power consumption, making them suitable for portable and battery-operated devices. The low power characteristics do not compromise performance, enabling high computational capabilities while maintaining energy efficiency.

Overall, the Texas Instruments TMS320DM646x series offers an exceptional combination of processing power, advanced multimedia capabilities, and energy efficiency. It optimally supports a wide array of applications, from video processing and image analysis to audio encoding. This comprehensive feature set, along with its robust architecture, positions the TMS320DM646x as a leading choice for developers in the digital media space.