www.ti.com
Ethernet Media Access Controller (EMAC) Registers
5.16 Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)
The receive interrupt mask clear register (RXINTMASKCLEAR) is shown in Figure 56 and described in Table 55.
| Figure 56. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) |
| |||||
31 |
|
|
|
|
|
| 16 |
|
|
| Reserved |
|
|
| |
|
|
|
|
|
|
| |
15 |
|
|
|
|
|
| 8 |
|
|
| Reserved |
|
|
| |
|
|
|
|
|
|
| |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RX7MASK | RX6MASK | RX5MASK | RX4MASK | RX3MASK | RX2MASK | RX1MASK | RX0MASK |
LEGEND: R = Read only; R/W = Read/Write; W1C = Write 1 to clear, write of 0 has no effect;
Table 55. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | Reserved | |
7 | RX7MASK | Receive channel 7 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
6 | RX6MASK | Receive channel 6 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
5 | RX5MASK | Receive channel 5 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
4 | RX4MASK | Receive channel 4 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
3 | RX3MASK | Receive channel 3 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
2 | RX2MASK | Receive channel 2 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
1 | RX1MASK | Receive channel 1 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. | |
0 | RX0MASK | Receive channel 0 mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect. |
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) | 99 | |
Submit Documentation Feedback |
|
|