www.ti.com
EMAC Control Module Registers
3.4EMAC Control Module Interrupt Control Register (CMINTCTRL)
The interrupt control register (CMINTCTRL) is shown in Figure 16 and described in Table 13.
Figure 16. EMAC Control Module Interrupt Control Register (CMINTCTRL)
31 | 30 |
| 18 | 17 | 16 |
Reserved |
| Reserved |
| INTPACEEN | |
|
|
| |||
15 | 12 | 11 |
|
| 0 |
| Reserved |
| INTPRESCALE |
|
|
|
|
|
| ||
LEGEND: R/W = Read/Write; R = Read only; |
|
|
|
|
| Table 13. EMAC Control Module Interrupt Control Register (CMINTCTRL) | |
|
|
| Field Descriptions |
Bit | Field | Value | Description |
31 | Reserved | 0 | Reserved |
Reserved | 0 | Reserved | |
INTPACEEN | Interrupt pacing enable. | ||
|
|
| Bit 16 = 1; enables Rx_Pulse Pacing; = 0, disables pacing |
|
|
| Bit 17 = 1; enables Tx_Pulse Pacing; = 0, disables pacing |
Reserved | 0 | Reserved | |
INTPRESCALE | Interrupt counter prescaler. The number of peripheral clock periods in 4 μs. |
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) | 63 | |
Submit Documentation Feedback |
|
|