www.ti.com

Architecture

2.16 Interrupt Support

2.16.1EMAC Module Interrupt Events and Requests

The EMAC module generates the following interrupt events:

∙RXTHRESHOLDPENDn: Receive threshold interrupt for receive channels 0 through 7

∙RXPENDn: Receive packet completion interrupt for receive channels 0 through 7

∙TXPENDn: Transmit packet completion interrupt for transmit channels 0 through 7

∙STATPEND: Statistics interrupt

∙HOSTPEND: Host error interrupt

∙USERINT: MDIO user Interrupt

∙LINKINT: MDIO link Interrupt

As shown in Figure 12, the EMAC and MDIO interrupts are multiplexed on four interrupts lines going to the CPU.

Figure 12. EMAC Control Module Interrupt Logic Diagram

EMAC￿core

MDIO￿core

Interrupt￿control￿and￿pacing￿logic

RXTHRESHOLDPEND(0..7) Receive￿threshold￿interrupt

RXPEND(0..7)

Receive￿interrupt TXPEND(0..7)

Transmit￿interrupt

STATPEND

HOSTPEND

Miscellaneous￿interrupt

MDIO_USER

MDIO_LINKINT

2.16.1.1Receive Threshold Interrupts

Each of the eight receive channels have a corresponding receive threshold interrupt

(RX_THRESH_PEND[0:7]). The receive threshold interrupts are level interrupts that remain asserted until the triggering condition is cleared by the host. Each of the eight threshold interrupts may be individually enabled by setting the corresponding bit in the receive interrupt mask set register (RXINTMASKSET) to 1. Each of the eight channel interrupts may be individually disabled by clearing the corresponding bit in the receive interrupt mask clear register (RXINTMASKCLEAR) to 0. The raw and masked receive interrupt status may be read from the receive interrupt status (unmasked) register (RXINTSTATRAW) and the receive interrupt status (masked) register (RXINTSTATMASKED), respectively. An RX_THRES_PEND[7:0] interrupt bit is asserted when enabled and when the channel’s associated receive channel n free buffer count register (RXnFREEBUFFER) is less than or equal to the channel’s associated receive channel n flow control threshold register (RXnFLOWTHRESH). The receive threshold interrupts use the same free buffer count and threshold logic as does flow control, but the interrupts are independently enabled from flow control. The threshold interrupts are intended to give the host an indication that resources are running low for a particular channel(s).

56

Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)

SPRUEQ6–December 2007

Submit Documentation Feedback

Page 55 Page 57
Page 56
Image 56
Texas Instruments TMS320DM646x Interrupt Support, Emac Module Interrupt Events and Requests, Receive Threshold Interrupts
Page 55 Page 57

TMS320DM646x specifications

The Texas Instruments TMS320DM646x series is a powerful family of digital media processors designed to handle high-performance applications in video, imaging, and audio processing. These devices leverage advanced technologies to deliver efficient processing capabilities for a variety of embedded systems, making them ideal for multimedia solutions.

At the core of the TMS320DM646x is the versatile DSP architecture, which optimizes performance for digital signal processing tasks. This architecture allows for real-time processing, enabling the devices to handle complex algorithms necessary for image and video compression, thereby meeting the rigorous demands of modern multimedia applications.

One of the standout features of the TMS320DM646x series is its dual-core architecture. This consists of a Digital Signal Processor (DSP) alongside an ARM-based application processor. The DSP is predominantly employed for critical processing tasks, allowing it to execute high-throughput data streams efficiently, while the ARM processor manages control tasks and user interfaces. This division of labor enhances overall system performance and responsiveness.

The series supports a wide range of video formats and technologies, including HD video encoding and decoding, which accommodates HD resolution content essential for today’s multimedia applications. Furthermore, the TMS320DM646x integrates hardware accelerators for video compression standards such as H.264 and MPEG-4, which significantly reduce the processing burden on the CPU, resulting in lower power consumption and higher efficiency.

Networking capabilities are another significant feature of the TMS320DM646x. With support for Ethernet, the device can handle streaming media applications and connectivity, facilitating the transmission of high-quality audio and video over the internet. This connectivity is crucial for developing robust IPTV and streaming solutions.

Power management is a primary focus in the design of the TMS320DM646x series. The processors are built to operate efficiently with minimal power consumption, making them suitable for portable and battery-operated devices. The low power characteristics do not compromise performance, enabling high computational capabilities while maintaining energy efficiency.

Overall, the Texas Instruments TMS320DM646x series offers an exceptional combination of processing power, advanced multimedia capabilities, and energy efficiency. It optimally supports a wide array of applications, from video processing and image analysis to audio encoding. This comprehensive feature set, along with its robust architecture, positions the TMS320DM646x as a leading choice for developers in the digital media space.
Top Page Image Contents