Two Port 10/100 Managed Ethernet Switch with
Datasheet
14.2.2.6Host MAC RX Dropped Frames Counter Register (RX_DROP)Offset: | 0A0h | Size: | 32 bits |
This register indicates the number of receive frames that have been dropped by the Host MAC.
BITS |
| DESCRIPTION | TYPE | DEFAULT |
|
|
|
| |
31:0 | RX Dropped Frame Counter (RX_DFC) | RC | 00000000h | |
| This counter is incremented every time a receive frame is dropped by the |
|
| |
| Host MAC. RX_DFC is cleared on any read of this register. |
|
| |
| Note: | The interrupt RXDFH_INT (bit 23 of the Interrupt Status Register |
|
|
|
| (INT_STS)) can be issued when this counter passes through its |
|
|
|
| halfway point (7FFFFFFFh to 80000000h). |
|
|
|
|
|
|
|
SMSC LAN9311/LAN9311i | 187 | Revision 1.4 |
| DATASHEET |
|