Two Port 10/100 Managed Ethernet Switch with
Datasheet
14.2.8.1Virtual PHY Basic Control Register (VPHY_BASIC_CTRL)Offset: | 1C0h | Size: | 32 bits |
Index (decimal): | 0 |
|
|
This read/write register is used to configure the Virtual PHY.
Note: This register is
BITS | DESCRIPTION | TYPE | DEFAULT |
|
|
|
|
31:16 | RESERVED | RO | - |
| (See Note 14.16) |
|
|
|
|
|
|
15 | Reset (VPHY_RST) | R/W | 0b |
| When set, this bit resets all the Virtual PHY registers to their default state. | SC |
|
| This bit is self clearing. |
|
|
| 0: Normal Operation |
|
|
| 1: Reset |
|
|
|
|
|
|
14 | Loopback (VPHY_LOOPBACK) | R/W | 0b |
| This bit enables/disables the loopback mode. When enabled, transmissions |
|
|
| from the Host MAC are not sent to the switch fabric. Instead, they are looped |
|
|
| back onto the receive path. |
|
|
| 0: Loopback mode disabled (normal operation) |
|
|
| 1: Loopback mode enabled |
|
|
|
|
|
|
13 | Speed Select LSB (VPHY_SPEED_SEL_LSB) | R/W | 0b |
| This bit is used to set the speed of the Virtual PHY when the Auto- |
|
|
| Negotiation (VPHY_AN) bit is disabled. |
|
|
| 0: 10 Mbps |
|
|
| 1: 100 Mbps |
|
|
|
|
|
|
12 | R/W | 1b | |
| This bit enables/disables |
|
|
|
|
| |
| are overridden. |
|
|
| 0: |
|
|
| 1: |
|
|
|
|
|
|
11 | Power Down (VPHY_PWR_DWN) | R/W | 0b |
| This bit is not used by the Virtual PHY and has no effect. |
|
|
|
|
|
|
10 | Isolate (VPHY_ISO) | R/W | 0b |
| This bit is not used by the Virtual PHY and has no effect. |
|
|
|
|
|
|
9 | Restart | R/W | 0b |
| When set, this bit updates the emulated | SC |
|
| 0: Normal operation |
|
|
| 1: |
|
|
|
|
|
|
8 | Duplex Mode (VPHY_DUPLEX) | R/W | 0b |
| This bit is used to set the duplex when the |
|
|
| is disabled. |
|
|
| 0: Half Duplex |
|
|
| 1: Full Duplex |
|
|
|
|
|
|
SMSC LAN9311/LAN9311i | 247 | Revision 1.4 |
| DATASHEET |
|