www.ti.com

SM320C6455-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS462B – SEPTEMBER 2007 – REVISED JANUARY 2008

11

SDA

8

4 10

SCL

1

7

3

Stop Start

6

5

12

Repeated

Start

3

2

9

14

13

Stop

Figure 7-42. I2C Receive Timings

Table 7-53. Switching Characteristics for I2C Timings(1) (see Figure 7-43)

 

 

 

 

 

-720

 

 

 

 

 

 

-850

 

NO.

 

PARAMETER

 

A-1000/-1000

 

 

 

-1200

 

 

 

 

STANDARD MODE

FAST MODE

 

 

 

MIN

MAX

MIN

 

16

tc(SCL)

Cycle time, SCL

10

 

2.5

17

td(SCLH-SDAL)

Delay time, SCL high to SDA low (for a

4.7

 

0.6

repeated START condition)

 

 

 

 

 

 

 

18

td(SDAL-SCLL)

Delay time, SDA low to SCL low (for a START

4

 

0.6

and a repeated START condition)

 

 

 

 

 

 

 

19

tw(SCLL)

Pulse duration, SCL low

4.7

 

1.3

20

tw(SCLH)

Pulse duration, SCL high

4

 

0.6

21

td(SDAV-SDLH)

Delay time, SDA valid to SCL high

250

 

100

22

tv(SDLL-SDAV)

Valid time, SDA valid after SCL low (For I2C

0

 

 

0

bus™ devices)

 

 

 

 

 

 

 

 

23

tw(SDAH)

Pulse duration, SDA high between STOP and

4.7

 

1.3

START conditions

 

 

 

 

 

 

 

24

tr(SDA)

Rise time, SDA

 

1000

20 + 0.1Cb

(1)

25

tr(SCL)

Rise time, SCL

 

1000

20 + 0.1Cb

(1)

26

tf(SDA)

Fall time, SDA

 

300

20 + 0.1Cb

(1)

27

tf(SCL)

Fall time, SCL

 

300

20 + 0.1Cb

(1)

28

td(SCLH-SDAH)

Delay time, SCL high to SDA high (for STOP

4

 

0.6

condition)

 

 

 

 

 

 

 

29

Cp

Capacitance for each I2C pin

 

10

 

 

(1)Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

UNIT

MAX

μs

μs

μs

μs μs

ns

0.9μs

 

μs

300

ns

300

ns

300

ns

300

ns

 

μs

10

pF

Submit Documentation Feedback

C64x+ Peripheral Information and Electrical Specifications

177

Page 177
Image 177
Texas Instruments SM320C6455-EP manual Sda Scl, Stop Start, Start Stop