Manuals / Texas Instruments / Computer Equipment / Personal Computer

Texas Instruments SM320C6455-EP manual Urclk URDATA70 URADDR40 N Urclav Urenb Ursoc, P48 0x1F

Models: SM320C6455-EP

1 254

Download 254 pages 49.23 Kb

Page 233

SM320C6455-EP

FIXED-POINT DIGITAL SIGNAL PROCESSOR

www.ti.com

SPRS462B – SEPTEMBER 2007 – REVISED JANUARY 2008

Table 7-110. Timing Requirements for UTOPIA Slave Receive (see Figure 7-77)

NO.

1tsu(URDV-URCH)

2th(URCH-URDV)

3tsu(URAV-URCH)

4th(URCH-URAV)

9tsu(URENBL-URCH)

10th(URCH-URENBL)

11tsu(URSH-URCH)

12th(URCH-URSH)

		-720
		-850
	A-1000/-1000		UNIT
		-1200
	MIN	MAX
Setup time, URDATA valid before URCLK high	4		ns
Hold time, URADDR valid after URCLK high	1		ns
Setup time, URADDR valid before URCLK high	4		ns
Hold time, URADDR valid after URCLK high	1		ns
Setup time, URENB low before URCLK high	4		ns
Hold time, URENB low after URCLK high	1		ns
Setup time, URSOC high before URCLK high	4		ns
Hold time, URSOC high after URCLK high	1		ns

Table 7-111. Switching Characteristics Over Recommended Operating Conditions for UTOPIA Slave

Receive Cycles (see Figure 7-77)

NO.

5

6

7

8

td(URCH-URCLAV)

td(URCH-URCLAVL)

td(URCH-URCLAVHZ)

tw(URCLAVL-URCLAVHZ)

	-720
	-850
PARAMETER	A-1000/-1000		UNIT
	-1200
	MIN	MAX
Delay time, URCLK high to URCLAV driven active value	3	12	ns
Delay time, URCLK high to URCLAV driven inactive low	3	12	ns
Delay time, URCLK high to URCLAV going Hi-Z	9	18.5	ns
Pulse duration (low), URCLAV low to URCLAV Hi-Z	3		ns

URCLK

URDATA[7:0]

URADDR[4:0] N

URCLAV

URENB

URSOC

1

P48

0x1F

N

2

3

N+1

10

H1	H2	H3
4
0x1F	N+2	0x1F
	7
5	8
5	6
N+1		N+2
9
11	12

A.The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedance state (i.e., the URCLAV and URSOC signals).

Figure 7-77. UTOPIA Slave Receive Timing(A)

Submit Documentation Feedback

C64x+ Peripheral Information and Electrical Specifications

233

Image 233

Texas Instruments SM320C6455-EP manual Urclk URDATA70 URADDR40 N Urclav Urenb Ursoc, P48 0x1F

Contents

Data Manual Data Manual FIXED-POINT Digital Signal Processor Recommended Operating Conditions C64x+ Peripheral Information and Electrical SpecificationsFIXED-POINT Digital Signal Processor Enhanced Turbo Decoder Coprocessor TCP2 Features ZTZ/GTZ 697-PIN Ball Grid Array BGA Package Bottom View ZTZ/GTZ BGA Package Bottom ViewDescription Submit Documentation Feedback Functional Block Diagram Functional Block DiagramCharacteristics of the C6455 Processor Device CharacteristicsHardware Features C6455CPU DSP Core Description FIXED-POINT Digital Signal Processor C64x+ CPU DSP Core Data Paths Memory Block Description Block Size Bytes HEX Address Range Memory Map SummaryC6455 Memory Map Summary 02DF Ffff 02CF Ffff03FF Ffff 0FFF FfffBoot Modes Supported Boot SequenceFIXED-POINT Digital Signal Processor 2 2nd-Level Bootloaders Pin Map Pin AssignmentsC6455 Pin Map Bottom View Quadrant B C6455 Pin Map Bottom View Quadrant C C6455 Pin Map Bottom View Quadrant D Signal Groups Description TINPL0 TINPL1 TOUTL1Gpio URADDR4/PCBE0/GP2C SYSCLK4/GP1AACE3A ACE5A ACE4AACE2A ABE7 ABE6 ABE5 ABE4Hpia HCNTL0/PSTOP HCNTL1/PDEVSEL HHWIL/PCLK HPI16 onlyCLKR1/GP0 Clks SharedRgmdio UXADDR3/MDIOUXADDR4/MDCLK URSOC/MRXER/RMRXERURDATA3/MRXD3 UXDATA3/MTXD3 URDATA2/MRXD2 UXDATA2/MTXD2 UXDATA4/MTXD4UXDATA1/MTXD1/RMTXD1 UXDATA0/MTXD0/RMTXD0IPD/IPU Description Name CLOCK/PLL Configurations SignalTerminal Functions Terminal FunctionsSignal Name Type 1 IPD/IPU Emifa 64 BIT ASYNCHRONOUS/SYNCHRONOUS Memory Control Emifa 64 BIT Control Signals Common to ALL Types of MemoryEmifa 64 BIT BUS Arbitration IPD/IPU2 Description Emifa 64 BIT Address Signal TYPE1 NameAEA1916 AEA15AEA6 IPD/IPU Description NameAEA5 AEA4Signal TYPE1 IPD/IPU2 Description Name Emifa 64 BIT Data AED20 AED21AED19 AED18DDR2 Memory Controller 32 BIT Address IPD/IPU2 DescriptionINTER-INTEGRATED Circuit I2C TimerIPD/IPU Description Name DDR2 Memory Controller 32 BIT Data Multichannel Buffered Serial Port 1 McBSP1 Signal TYPE1 IPD/IPU2 Description NameMultichannel Buffered Serial Port 0 McBSP0 Utopia Slave ATM Controller Transmit InterfaceUtopia Slave ATM Controller Receive Interface URADDR2/PINTA1/ GP14 URADDR1/PRSTTYPE1 IPD/IPU2 Description Management Data INPUT/OUTPUT Mdio for Rgmii Signal TYPE1 IPD/IPU2 Description Name Rapidio Serial PortManagement Data INPUT/OUTPUT Mdio for MII/RMII/GMII Device Configuration RSV05 RgrefclkRSV07 RSV09 Reserved for TestRSV14 RSV13RSV15 RSV16Supply Voltage Pins Signal TYPE1 Name noIPD/IPU2 Description Supply Voltage Monitor Pins U16 AC6 AC9 AA1 AA6AB7 AE6 AE8 AD5 AD7AF1 CV DDGND Ground PinsCvdd F20 F22 F24 G11 G13 G15 G17 G19 G21 G23 M16 M18 M24 M26 M29 N13 N15 N17 N19 N23 P12 P14 P16 P18 AC7 AC8 AA2 AA7AB6 AE4 AE7 AD6GND AF2 AH1Development Support DevelopmentDevice Support Device and Development-Support Tool NomenclatureSM=Qualifieddevice C6000 DSP platforms FIXED-POINT Digital Signal Processor C6455 Device Configuration Pins AEA190, ABA10, and Pcien Device Configuration at Device ResetConfiguration IPD PIN IPU1AEA13 AEA14AEA12 AEA11Configuration IPD Functional Description PIN Peripheral Configuration at Device ResetIPU ABA0UTOPIAEN, and MACSEL10 Peripheral Selection Utopia and Emac Configuration PIN Setting Utopiaen Pcien PINLower Upper AUTO-INITPeripheral States Peripheral Selection After Device ResetState Peripherals That can be This StateUnlock the PERCFG0 register by Using the Perlock register Static Powerdown Reset Enable Progress Disabled EnabledHEX Address Range Acronym Register Name Device State Control RegistersDevice State Control Registers Lockval Peripheral Lock Register DescriptionBit Field Value Description 310 LockvalBit Field Value Description Peripheral Configuration Register 0 DescriptionBit Field DDR2CTL Peripheral Configuration Register 1 DescriptionDDR2CTL Emifactl I2CSTAT Peripheral Status Registers DescriptionHpistat 1715 Utopiastat SM320C6455-EPUtopiastat Pcistat Rmiirst Emac Configuration Register Emaccfg DescriptionEmuctl Emulator Buffer Powerdown Register Emubufpd DescriptionEmifaen DDR2EN Pcien CFGGP2 CFGGP1 CFGGP0 Device Status Register DescriptionSysclkout MCBSP1EN PCI66 Pcieeai MACSEL1 MACSEL0Utopiaen PcieeaiMACSEL10 Jtag ID Jtagid Register Description BOOTMODE30Variant Part Number Manufacturer LSB VariantPullup/Pulldown Resistors Configuration ExamplesHPI VCP2 HRDY,HINT FIXED-POINT Digital Signal Processor System Interconnect Internal Buses, Bridges, and Switch FabricsData Switch Fabric Connections Switched Central Resource Block Diagram SCR Connection Matrix Configuration Switch FabricC64x+ Megamodule SCR Connection Bus Priorities C6455 Default Bus Master PrioritiesBUS Master Default Priority Control Priority Level Memory Architecture X+ Megamodule Block DiagramC6455 L1P Memory Configurations C6455 L2 Memory Configurations Bandwidth Management Memory ProtectionAvailable Memory Page Protection Schemes AID0 BitMegamodule Resets Power-Down ControlMegamodule Reset Global or Local Reset Type MegamoduleVersion Revision a Megamodule RevisionVersion RevisionMegamodule Interrupt Registers C64x+ Megamodule Register DescriptionsMegamodule Idma Registers Megamodule Powerdown Control RegistersMegamodule Revision Register Megamodule Cache Configuration Registers MAR168 Controls Emifa CE2 Range A800 0000 A8FF Ffff Megamodule L1/L2 Memory Protection Registers L2MPPA5 L2MPPA4L2MPPA6 L2MPPA7L1PMPPA19 L1PMPPA18L1PMPPA20 L1PMPPA21HEX Address Range Acronym Register Name Comments 11. Device Configuration Registers Chip-Level Registers10. CPU Megamodule Bandwidth Management Registers DV DD12, DV DDRM, AV DDT, AV DDA Recommended Operating ConditionsMIN NOM MAX Unit AV DDAVOS Recommended Operating ConditionsVSS VIH VIL VOH VOL Parameter Test CONDITIONS1 MIN TYP MAX UnitTDO DVDD33 = MIN IOH = MAX DVDD33 = MIN IOL = MAXCurrent DC Parameter Information 1 3.3-V Signal Transition Levels2 3.3-V Signal Transition Rates Timing Parameters and Board Routing Analysis Power Supplies Recommended Clock and Control Signal Transition BehaviorPower-Supply Sequencing Power-Supply Decoupling108 Enhanced Direct Memory Access EDMA3 Controller EDMA3 Channel Synchronization Events EDMA3 Device-Specific InformationC6455 EDMA3 Channel Synchronization Events1 Edma Binary Event Name Event Description ChannelEDMA3 Channel Controller Registers EDMA3 Peripheral Register DescriptionsC6455 EDMA3 Channel Synchronization Events DCHMAP9 DCHMAP8DCHMAP10 DCHMAP11DCHMAP56 DCHMAP55DCHMAP57 DCHMAP58DRAEH5 DRAE5DRAE6 DRAEH6QSTAT1 QSTAT0QSTAT2 QSTAT3Shadow Region 0 Channel Registers Interrupt Enable Register High EDMA3 Transfer Controller 0 Registers EDMA3 Parameter RAM1EDMA3 Transfer Controller 1 Registers EDMA3 Transfer Controller 2 Registers 121 EDMA3 Transfer Controller 3 Registers 123 Interrupt Sources and Interrupt Controller Interrupts10. C6455 System Event Mapping Event Number Interrupt Event DescriptionRINT1 XINT0XINT1 TINTLO0Pdcint L1PED1L1PCMPA L1PDMPANMI External Interrupts Electrical Data/Timing11. Timing Requirements for External Interrupts1 see Figure Power-on Reset POR Pin Reset Controller12. Reset Types Type InitiatorWarm Reset Reset Pin CPU Reset Max ResetSystem Reset Reset Priority Reset Type Status Register Description Reset Controller RegisterSrst Mrst Wrst POR Srst14. Timing Requirements for Reset12 3see -8and Figure Reset Electrical Data/Timing720 1000/-1000 Unit ParameterPower-Up Timing CLKIN1 CLKIN2 POR ResetstatPLL1 and PLL1 Controller Internal Clocks and Maximum Operating Frequencies 1 PLL1 Controller Device-Specific InformationClock Signal MIN MAX Unit 1.3 PLL1 Stabilization, Lock, and Reset Times16. PLL1 Clock Frequency Ranges 1.2 PLL1 Controller Operating Modes18. PLL1 Controller Registers Including Reset Controller 17. PLL1 Stabilization, Lock, and Reset Times2 PLL1 Controller Memory Map MIN TYP3.1 PLL1 Control Register 3 PLL1 Controller Register DescriptionsPllrst Pllpwrdn20. PLL Multiplier Control Register Pllm Field Descriptions PLL Multiplier Control RegisterRatio PLL Pre-Divider Control RegisterPreden D4EN PLL Controller Divider 4 RegisterD5EN PLL Controller Divider 5 RegisterGoset PLL Controller Command RegisterGostat PLL Controller Status RegisterPLL Controller Clock Align Control Register SYS5 Plldiv Ratio Change Status RegisterSYS5 SYS4 SYS5ON SYS4ON SYS3ON SYS2ON Sysclk Status RegisterSYSCLK4 29. Timing Requirements for CLKIN1 Devices123 see FigurePLL Modes PLL2 and PLL2 Controller 23. PLL2 Block Diagram31. PLL2 Clock Frequency Ranges 1 PLL2 Controller Device-Specific Information1.2 PLL2 Controller Operating Modes Pllref Pllen =3 PLL2 Controller Register Descriptions 2 PLL2 Controller Memory Map32. PLL2 Controller Registers HEX Address Range Acronym DescriptionD1EN PLL Controller Divider 1 Register155 ALN1 SYS1 SYS1ON 39. Timing Requirements for CLKIN2123 see Figure 4 PLL2 Controller Input Clock Electrical Data/Timing1 DDR2 Memory Controller Device-Specific Information DDR2 Memory Controller40. DDR2 Memory Controller Registers 2 DDR2 Memory Controller Peripheral Register Descriptions3 DDR2 Memory Controller Electrical Data/Timing Emifa Device-Specific Information External Memory Interface a Emifa41. Emifa Registers Emifa Peripheral Register DescriptionsAeclkin Emifa Electrical Data/Timing42. Timing Requirements for Aeclkin for EMIFA12 see Figure Aeclkin AECLKOUT1 See -33and FigureACEx ABE70 Setup = Hold =ABA10 AED630 Read Data AAOE/ASOE a AAWE/ASWE a AR/W Aardy B DeassertedAeclkout Aardya Asserted Deasserted Strobe Setup = Extended StrobeABA10 AED630 Setup time, read AEDx valid before Aeclkout high BE1 BE2 BE3 BE4 SM320C6455-EPEA1 EA2 EA3 EA4 ASADS/ASRE B AAOE/ASOE B AAWE/ASWEBWrite Latency = HHOLDAL-HOLDL Hold time, Hold low after Holda low HOLD/HOLDA TimingDSP Owns Bus Hold HoldaBusreq Timing Delay time, Aeclkout high to Abusreq valid AECLKOUTx11.1 I2C Device-Specific Information 11 I2C PeripheralI2CCLKH I2CSAR I2COARI2CXSR I2CEMDR51. I2C Registers 11.2 I2C Peripheral Register Descriptions11.3 I2C Electrical Data/Timing Standard Mode Fast Mode MIN MAXStart Stop SDA SCLStop Start Stop Start Repeated 43. I2C Transmit TimingsHPI Device-Specific Information Host-Port Interface HPI PeripheralHPI Peripheral Register Descriptions 54. HPI Control RegistersHPI Electrical Data/Timing NO.PARAMETER See -56through FigureHCNTL10 HCS HasHR/W Hhwil Hstrobea HD150Hrdyb HR/W Hhwil Hstrobe a46. HPI16 Write Timing has Not Used, Tied High 47. HPI16 Write Timing has Used 48. HPI32 Read Timing has Not Used, Tied High 49. HPI32 Read Timing has Used Input HCS input Has input HCNTL10 Input HR/W inputInput HCS input HD310 input 51. HPI32 Write Timing has UsedMultichannel Buffered Serial Port McBSP McBSP Device-Specific Information 58. McBSP 1 Registers 720 850 1000/-1000 McBSP Electrical Data/TimingFIXED-POINT Digital Signal Processor Clks Clks ClkrClkx MASTER3 Slave MIN MAX Master Slave MIN MAXClkx FSX Bit Bitn-1Hold time, DR valid after Clkx high + 36P Setup time, DR valid before Clkx high 18PMaster Slave MIN 198 199 Ethernet Bus Ethernet MAC EmacInterface Modes Emac Device-Specific InformationRmii 70. EMAC/MDIO Multiplexed Pins MII, RMII, and Gmii ModesBall Number Device PIN Name Interface Mode Clocking 71. Ethernet MAC Emac Control Registers Emac Peripheral Register DescriptionsSoftreset MacconfigRX6FREEBUFFER RX7FREEBUFFERHEX Address Range Acronym 72. Emac Statistics Registers02C8 2000 02C8 3FFF Emac Descriptor Memory 73. Emac Control Module Registers74. Emac Descriptor Memory Mbps Gmii Only Emac Electrical Data/TimingMrclk Input MtclkOutput GmtclkMrclk Input MRXD7−MRXD4GMII only MRXD3−MRXD0MTXD3−MTXD0 Mtclk Input MTXD7−MTXD4GMII onlyMtxen Outputs Gmtclk OutputRmrefclk Input Emac Rmii Electrical Data/TimingMrxer Inputs 720 1000/-1000 Unit MRXD1-MRXD0 McrsdvEmac Rgmii Electrical Data/Timing Cycle time, TXC Mbps 40*t cTXC 60*t cTXC 70. Emac Transmit Interface Timing Rgmii OperationAB Mdio Peripheral Register Descriptions 89. Mdio Registers Management Data Input/Output MdioMdio Device-Specific Information Mdclk Delay time, Mdclk low to Mdio data output valid 100Mdio input Mdio outputTimers Device-Specific Information TimersTimers Peripheral Register Descriptions 92. Timer 0 RegistersTINPLx TOUTLx Timers Electrical Data/Timing94. Timing Requirements for Timer Inputs1 see Figure 16.1 VCP2 Device-Specific Information Enhanced Viterbi-Decoder Coprocessor VCP216.2 VCP2 Peripheral Register Descriptions 96. VCP2 Registers17.1 TCP2 Device-Specific Information Enhanced Turbo Decoder Coprocessor TCP2Tbhd Tbsd97. TCP2 Registers 17.2 TCP2 Peripheral Register DescriptionsRegister Default Value 98. Default Values for PCI Configuration RegistersPeripheral Component Interconnect PCI PCI Device-Specific InformationPCI Peripheral Register Descriptions 99. PCI Configuration Registers100. PCI Back End Configuration Registers 101. DSP-toPCI Address Translation Registers HEX Address Offset Acronym Register Name 102. PCI Hook Configuration Registers103. PCI External Memory Space 49FF Ffff 48FF Ffff4A7F Ffff 4AFF FfffPCI Electrical Data/Timing Utopia Peripheral Register Descriptions Utopia Device-Specific Information104. Utopia Registers 105. Utopia Data Queues Receive and Transmit Registers106. Timing Requirements for UXCLK1 see Figure Utopia Electrical Data/TimingUxclk UrclkUxclav Uxenb Uxsoc Uxclk UXDATA70UXADDR40 P48 0x1F Urclk URDATA70 URADDR40 N Urclav Urenb UrsocSerial RapidIO Device-Specific Information Serial RapidIO Srio PortSerial RapidIO Peripheral Register Descriptions 112. RapidIO Control RegistersRIOBLK2ENSTAT RIOBLK2ENRIOBLK3EN RIOBLK3ENSTATRIODOORBELL2ICCR RIODOORBELL2ICSRRIODOORBELL3ICSR RIODOORBELL3ICCRRIOERRRSTEVNTICRR2 RioerrrstevnticrrRIOERRRSTEVNTICRR3 RIOINTDST0DECODERIOLSU4REG1 RIOLSU4REG0RIOLSU4REG2 RIOLSU4REG3RIOQUEUE5RXDMAHDP RIOQUEUE4RXDMAHDPRIOQUEUE6RXDMAHDP RIOQUEUE7RXDMAHDPRIORXUMAPH0 RIORXUMAPL0RIORXUMAPL1 RIORXUMAPH1RapidIO Peripheral-Specific Registers Riolclcfgbar RiolclcfghbarRiobaseid RiohostbaseidlockRiopwtgtid RioctrlcaptRIOSP0ERRDET RIOSP0RATEENSerial RapidIO Electrical Data/Timing 245 Gpio Device-Specific Information General-Purpose Input/Output GpioGpio Peripheral Register Descriptions 113. Gpio Registers114. Timing Requirements for Gpio Inputs12 see Figure Gpio Electrical Data/TimingPulse duration, GPOx high 36P 8 Pulse duration, GPOx low 36P 8Trace Emulation Features and CapabilityAdvanced Event Triggering AET Ieee 1149.1 Jtag Delay time, TCK low to TDO validJtag Device-Specific Information 116. Timing Requirements for Jtag Test Port see FigureC6455 Revision History Revision HistorySee ADDITIONS/MODIFICATIONS/DELETIONS Added 0.83 ns C6455-1200 1.2-GHz CPU Cycle TimeThermal Data Thermal Resistance Characteristics S-PBGA Package ZTZ/GTZPackaging Information AIR FlowQty Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp Page Rfid Products ApplicationsDSP