Manuals / Texas Instruments / Computer Equipment / Personal Computer

Texas Instruments SM320C6455-EP manual Clks Clkr, Clkx

Models: SM320C6455-EP

1 254

Download 254 pages 49.23 Kb

Page 195

SM320C6455-EP

FIXED-POINT DIGITAL SIGNAL PROCESSOR

www.ti.com

SPRS462B – SEPTEMBER 2007 – REVISED JANUARY 2008

CLKS
	1
	2
	3
	3
CLKR
	4
	4
FSR (int)	5
	5
	6
FSR (ext)
	7	8
		8
DR	Bit(n-1)	(n-2)	(n-3)
	2
	3
CLKX	3
CLKX
	9
FSX (int)

11

10

FSX (ext) FSX (XDATDLY=00b)

		14	13 (A)
	12	14
	12	13 (A)
DX	Bit 0	Bit(n-1)	(n-2)	(n-3)

A.Parameter No. 13 applies to the first data bit only when XDATDLY ≠ 0.

B.The CLKS signal is shared by both McBSP0 and McBSP1 on this device.

Figure 7-52. McBSP Timing(B)

Table 7-61. Timing Requirements for FSR When GSYNC = 1 (see Figure 7-53)

			-720
			-850
NO.			A-1000/-1000
			-1200
			MIN	MAX
1	tsu(FRH-CKSH)	Setup time, FSR high before CLKS high	4
2	th(CKSH-FRH)	Hold time, FSR high after CLKS high	4

CLKS

1

2

FSR external CLKR/X (no need to resync)

CLKR/X (needs resync)

Figure 7-53. FSR Timing When GSYNC = 1

UNIT

ns ns

Submit Documentation Feedback

C64x+ Peripheral Information and Electrical Specifications

195

Image 195

Texas Instruments SM320C6455-EP manual Clks Clkr, Clkx

Contents

Data Manual Data Manual FIXED-POINT Digital Signal Processor Recommended Operating Conditions C64x+ Peripheral Information and Electrical SpecificationsFIXED-POINT Digital Signal Processor Enhanced Turbo Decoder Coprocessor TCP2 Features ZTZ/GTZ BGA Package Bottom View DescriptionZTZ/GTZ 697-PIN Ball Grid Array BGA Package Bottom View Submit Documentation Feedback Functional Block Diagram Functional Block DiagramC6455 Device CharacteristicsCharacteristics of the C6455 Processor Hardware FeaturesCPU DSP Core Description FIXED-POINT Digital Signal Processor C64x+ CPU DSP Core Data Paths Memory Map Summary C6455 Memory Map SummaryMemory Block Description Block Size Bytes HEX Address Range 0FFF Ffff 02CF Ffff02DF Ffff 03FF FfffBoot Modes Supported Boot SequenceFIXED-POINT Digital Signal Processor 2 2nd-Level Bootloaders Pin Map Pin AssignmentsC6455 Pin Map Bottom View Quadrant B C6455 Pin Map Bottom View Quadrant C C6455 Pin Map Bottom View Quadrant D Signal Groups Description URADDR4/PCBE0/GP2C SYSCLK4/GP1A TINPL1 TOUTL1TINPL0 GpioABE7 ABE6 ABE5 ABE4 ACE5A ACE4AACE3A ACE2AClks Shared HCNTL0/PSTOP HCNTL1/PDEVSEL HHWIL/PCLK HPI16 onlyHpia CLKR1/GP0URSOC/MRXER/RMRXER UXADDR3/MDIORgmdio UXADDR4/MDCLKUXDATA0/MTXD0/RMTXD0 UXDATA4/MTXD4URDATA3/MRXD3 UXDATA3/MTXD3 URDATA2/MRXD2 UXDATA2/MTXD2 UXDATA1/MTXD1/RMTXD1Terminal Functions SignalIPD/IPU Description Name CLOCK/PLL Configurations Terminal FunctionsSignal Name Type 1 IPD/IPU Emifa 64 BIT Control Signals Common to ALL Types of Memory Emifa 64 BIT BUS ArbitrationEmifa 64 BIT ASYNCHRONOUS/SYNCHRONOUS Memory Control AEA15 Signal TYPE1 NameIPD/IPU2 Description Emifa 64 BIT Address AEA1916AEA4 IPD/IPU Description NameAEA6 AEA5Signal TYPE1 IPD/IPU2 Description Name Emifa 64 BIT Data AED18 AED21AED20 AED19DDR2 Memory Controller 32 BIT Address IPD/IPU2 DescriptionTimer IPD/IPU Description Name DDR2 Memory Controller 32 BIT DataINTER-INTEGRATED Circuit I2C Utopia Slave ATM Controller Transmit Interface Signal TYPE1 IPD/IPU2 Description NameMultichannel Buffered Serial Port 1 McBSP1 Multichannel Buffered Serial Port 0 McBSP0URADDR2/PINTA1/ GP14 URADDR1/PRST TYPE1 IPD/IPU2 DescriptionUtopia Slave ATM Controller Receive Interface Signal TYPE1 IPD/IPU2 Description Name Rapidio Serial Port Management Data INPUT/OUTPUT Mdio for MII/RMII/GMIIManagement Data INPUT/OUTPUT Mdio for Rgmii Device Configuration Reserved for Test RgrefclkRSV05 RSV07 RSV09RSV16 RSV13RSV14 RSV15Signal TYPE1 Name no IPD/IPU2 Description Supply Voltage Monitor PinsSupply Voltage Pins U16 AA1 AA6 AB7AC6 AC9 CV DD AD5 AD7AE6 AE8 AF1Ground Pins CvddGND F20 F22 F24 G11 G13 G15 G17 G19 G21 G23 M16 M18 M24 M26 M29 N13 N15 N17 N19 N23 P12 P14 P16 P18 AA2 AA7 AB6AC7 AC8 AH1 AD6AE4 AE7 GND AF2Device and Development-Support Tool Nomenclature DevelopmentDevelopment Support Device SupportSM=Qualifieddevice C6000 DSP platforms FIXED-POINT Digital Signal Processor IPU1 Device Configuration at Device ResetC6455 Device Configuration Pins AEA190, ABA10, and Pcien Configuration IPD PINAEA11 AEA14AEA13 AEA12ABA0 Peripheral Configuration at Device ResetConfiguration IPD Functional Description PIN IPUAUTO-INIT Configuration PIN Setting Utopiaen Pcien PINUTOPIAEN, and MACSEL10 Peripheral Selection Utopia and Emac Lower UpperPeripherals That can be This State Peripheral Selection After Device ResetPeripheral States StateUnlock the PERCFG0 register by Using the Perlock register Static Powerdown Reset Enable Progress Disabled EnabledDevice State Control Registers Device State Control RegistersHEX Address Range Acronym Register Name Lockval Peripheral Lock Register DescriptionLockval Bit Field Value Description 310Bit Field Value Description Peripheral Configuration Register 0 DescriptionBit Field Peripheral Configuration Register 1 Description DDR2CTL EmifactlDDR2CTL Peripheral Status Registers Description HpistatI2CSTAT 1715 SM320C6455-EP Utopiastat PcistatUtopiastat Rmiirst Emac Configuration Register Emaccfg DescriptionEmuctl Emulator Buffer Powerdown Register Emubufpd DescriptionPcieeai MACSEL1 MACSEL0 Device Status Register DescriptionEmifaen DDR2EN Pcien CFGGP2 CFGGP1 CFGGP0 Sysclkout MCBSP1EN PCI66Pcieeai MACSEL10Utopiaen Variant BOOTMODE30Jtag ID Jtagid Register Description Variant Part Number Manufacturer LSBPullup/Pulldown Resistors Configuration ExamplesHPI VCP2 HRDY,HINT FIXED-POINT Digital Signal Processor System Interconnect Internal Buses, Bridges, and Switch FabricsData Switch Fabric Connections Switched Central Resource Block Diagram SCR Connection Matrix Configuration Switch FabricC64x+ Megamodule SCR Connection C6455 Default Bus Master Priorities BUS Master Default Priority Control Priority LevelBus Priorities Memory Architecture X+ Megamodule Block DiagramC6455 L1P Memory Configurations C6455 L2 Memory Configurations AID0 Bit Memory ProtectionBandwidth Management Available Memory Page Protection SchemesReset Type Megamodule Power-Down ControlMegamodule Resets Megamodule Reset Global or LocalRevision Megamodule RevisionVersion Revision a VersionMegamodule Interrupt Registers C64x+ Megamodule Register DescriptionsMegamodule Powerdown Control Registers Megamodule Revision RegisterMegamodule Idma Registers Megamodule Cache Configuration Registers MAR168 Controls Emifa CE2 Range A800 0000 A8FF Ffff Megamodule L1/L2 Memory Protection Registers L2MPPA7 L2MPPA4L2MPPA5 L2MPPA6L1PMPPA21 L1PMPPA18L1PMPPA19 L1PMPPA2011. Device Configuration Registers Chip-Level Registers 10. CPU Megamodule Bandwidth Management RegistersHEX Address Range Acronym Register Name Comments AV DDA Recommended Operating ConditionsDV DD12, DV DDRM, AV DDT, AV DDA MIN NOM MAX UnitRecommended Operating Conditions VSS VIH VILVOS DVDD33 = MIN IOL = MAX Parameter Test CONDITIONS1 MIN TYP MAX UnitVOH VOL TDO DVDD33 = MIN IOH = MAXCurrent DC 1 3.3-V Signal Transition Levels 2 3.3-V Signal Transition RatesParameter Information Timing Parameters and Board Routing Analysis Power-Supply Decoupling Recommended Clock and Control Signal Transition BehaviorPower Supplies Power-Supply Sequencing108 Enhanced Direct Memory Access EDMA3 Controller Edma Binary Event Name Event Description Channel EDMA3 Device-Specific InformationEDMA3 Channel Synchronization Events C6455 EDMA3 Channel Synchronization Events1EDMA3 Peripheral Register Descriptions C6455 EDMA3 Channel Synchronization EventsEDMA3 Channel Controller Registers DCHMAP11 DCHMAP8DCHMAP9 DCHMAP10DCHMAP58 DCHMAP55DCHMAP56 DCHMAP57DRAEH6 DRAE5DRAEH5 DRAE6QSTAT3 QSTAT0QSTAT1 QSTAT2Shadow Region 0 Channel Registers Interrupt Enable Register High EDMA3 Transfer Controller 0 Registers EDMA3 Parameter RAM1EDMA3 Transfer Controller 1 Registers EDMA3 Transfer Controller 2 Registers 121 EDMA3 Transfer Controller 3 Registers 123 Event Number Interrupt Event Description InterruptsInterrupt Sources and Interrupt Controller 10. C6455 System Event MappingTINTLO0 XINT0RINT1 XINT1L1PDMPA L1PED1Pdcint L1PCMPAExternal Interrupts Electrical Data/Timing 11. Timing Requirements for External Interrupts1 see FigureNMI Type Initiator Reset ControllerPower-on Reset POR Pin 12. Reset TypesWarm Reset Reset Pin Max Reset System ResetCPU Reset Reset Priority Srst Reset Controller RegisterReset Type Status Register Description Srst Mrst Wrst PORParameter Reset Electrical Data/Timing14. Timing Requirements for Reset12 3see -8and Figure 720 1000/-1000 UnitPower-Up Timing CLKIN1 CLKIN2 POR ResetstatPLL1 and PLL1 Controller Internal Clocks and Maximum Operating Frequencies 1 PLL1 Controller Device-Specific Information1.2 PLL1 Controller Operating Modes 1.3 PLL1 Stabilization, Lock, and Reset TimesClock Signal MIN MAX Unit 16. PLL1 Clock Frequency RangesMIN TYP 17. PLL1 Stabilization, Lock, and Reset Times18. PLL1 Controller Registers Including Reset Controller 2 PLL1 Controller Memory MapPllpwrdn 3 PLL1 Controller Register Descriptions3.1 PLL1 Control Register Pllrst20. PLL Multiplier Control Register Pllm Field Descriptions PLL Multiplier Control RegisterPLL Pre-Divider Control Register PredenRatio D4EN PLL Controller Divider 4 RegisterD5EN PLL Controller Divider 5 RegisterGoset PLL Controller Command RegisterGostat PLL Controller Status RegisterPLL Controller Clock Align Control Register Plldiv Ratio Change Status Register SYS5 SYS4SYS5 SYS5ON SYS4ON SYS3ON SYS2ON Sysclk Status Register29. Timing Requirements for CLKIN1 Devices123 see Figure PLL ModesSYSCLK4 PLL2 and PLL2 Controller 23. PLL2 Block DiagramPllref Pllen = 1 PLL2 Controller Device-Specific Information31. PLL2 Clock Frequency Ranges 1.2 PLL2 Controller Operating ModesHEX Address Range Acronym Description 2 PLL2 Controller Memory Map3 PLL2 Controller Register Descriptions 32. PLL2 Controller RegistersD1EN PLL Controller Divider 1 Register155 ALN1 SYS1 SYS1ON 39. Timing Requirements for CLKIN2123 see Figure 4 PLL2 Controller Input Clock Electrical Data/Timing1 DDR2 Memory Controller Device-Specific Information DDR2 Memory Controller2 DDR2 Memory Controller Peripheral Register Descriptions 3 DDR2 Memory Controller Electrical Data/Timing40. DDR2 Memory Controller Registers Emifa Device-Specific Information External Memory Interface a Emifa41. Emifa Registers Emifa Peripheral Register DescriptionsEmifa Electrical Data/Timing 42. Timing Requirements for Aeclkin for EMIFA12 see FigureAeclkin Aeclkin AECLKOUT1 See -33and FigureAAOE/ASOE a AAWE/ASWE a AR/W Aardy B Deasserted Setup = Hold =ACEx ABE70 ABA10 AED630 Read DataStrobe Setup = Extended Strobe ABA10 AED630Aeclkout Aardya Asserted Deasserted Setup time, read AEDx valid before Aeclkout high ASADS/ASRE B AAOE/ASOE B AAWE/ASWEB SM320C6455-EPBE1 BE2 BE3 BE4 EA1 EA2 EA3 EA4Write Latency = Hold Holda HOLD/HOLDA TimingHHOLDAL-HOLDL Hold time, Hold low after Holda low DSP Owns BusBusreq Timing Delay time, Aeclkout high to Abusreq valid AECLKOUTx11.1 I2C Device-Specific Information 11 I2C PeripheralI2CEMDR I2COARI2CCLKH I2CSAR I2CXSR51. I2C Registers 11.2 I2C Peripheral Register Descriptions11.3 I2C Electrical Data/Timing Standard Mode Fast Mode MIN MAXSDA SCL Stop StartStart Stop Stop Start Repeated 43. I2C Transmit Timings54. HPI Control Registers Host-Port Interface HPI PeripheralHPI Device-Specific Information HPI Peripheral Register DescriptionsHPI Electrical Data/Timing NO.PARAMETER See -56through FigureHD150 HCS HasHCNTL10 HR/W Hhwil HstrobeaHrdyb HR/W Hhwil Hstrobe a46. HPI16 Write Timing has Not Used, Tied High 47. HPI16 Write Timing has Used 48. HPI32 Read Timing has Not Used, Tied High 49. HPI32 Read Timing has Used Input HCS input Has input HCNTL10 Input HR/W inputInput HCS input HD310 input 51. HPI32 Write Timing has UsedMultichannel Buffered Serial Port McBSP McBSP Device-Specific Information 58. McBSP 1 Registers 720 850 1000/-1000 McBSP Electrical Data/TimingFIXED-POINT Digital Signal Processor Clks Clkr ClkxClks Bit Bitn-1 Master Slave MIN MAXMASTER3 Slave MIN MAX Clkx FSXSetup time, DR valid before Clkx high 18P Master Slave MINHold time, DR valid after Clkx high + 36P 198 199 Ethernet Bus Ethernet MAC EmacInterface Modes Emac Device-Specific Information70. EMAC/MDIO Multiplexed Pins MII, RMII, and Gmii Modes Ball Number Device PIN NameRmii Interface Mode Clocking 71. Ethernet MAC Emac Control Registers Emac Peripheral Register DescriptionsRX7FREEBUFFER MacconfigSoftreset RX6FREEBUFFERHEX Address Range Acronym 72. Emac Statistics Registers73. Emac Control Module Registers 74. Emac Descriptor Memory02C8 2000 02C8 3FFF Emac Descriptor Memory Mtclk Emac Electrical Data/TimingMbps Gmii Only Mrclk InputMRXD3−MRXD0 GmtclkOutput Mrclk Input MRXD7−MRXD4GMII onlyGmtclk Output Mtclk Input MTXD7−MTXD4GMII onlyMTXD3−MTXD0 Mtxen OutputsRmrefclk Input Emac Rmii Electrical Data/TimingMrxer Inputs 720 1000/-1000 Unit MRXD1-MRXD0 McrsdvEmac Rgmii Electrical Data/Timing Cycle time, TXC Mbps 40*t cTXC 60*t cTXC 70. Emac Transmit Interface Timing Rgmii OperationAB Management Data Input/Output Mdio Mdio Device-Specific InformationMdio Peripheral Register Descriptions 89. Mdio Registers Mdio output Delay time, Mdclk low to Mdio data output valid 100Mdclk Mdio input92. Timer 0 Registers TimersTimers Device-Specific Information Timers Peripheral Register DescriptionsTimers Electrical Data/Timing 94. Timing Requirements for Timer Inputs1 see FigureTINPLx TOUTLx 96. VCP2 Registers Enhanced Viterbi-Decoder Coprocessor VCP216.1 VCP2 Device-Specific Information 16.2 VCP2 Peripheral Register DescriptionsTbsd Enhanced Turbo Decoder Coprocessor TCP217.1 TCP2 Device-Specific Information Tbhd97. TCP2 Registers 17.2 TCP2 Peripheral Register DescriptionsPCI Device-Specific Information 98. Default Values for PCI Configuration RegistersRegister Default Value Peripheral Component Interconnect PCIPCI Peripheral Register Descriptions 99. PCI Configuration Registers100. PCI Back End Configuration Registers 101. DSP-toPCI Address Translation Registers 102. PCI Hook Configuration Registers 103. PCI External Memory SpaceHEX Address Offset Acronym Register Name 4AFF Ffff 48FF Ffff49FF Ffff 4A7F FfffPCI Electrical Data/Timing 105. Utopia Data Queues Receive and Transmit Registers Utopia Device-Specific InformationUtopia Peripheral Register Descriptions 104. Utopia RegistersUrclk Utopia Electrical Data/Timing106. Timing Requirements for UXCLK1 see Figure UxclkUxclk UXDATA70 UXADDR40Uxclav Uxenb Uxsoc P48 0x1F Urclk URDATA70 URADDR40 N Urclav Urenb Ursoc112. RapidIO Control Registers Serial RapidIO Srio PortSerial RapidIO Device-Specific Information Serial RapidIO Peripheral Register DescriptionsRIOBLK3ENSTAT RIOBLK2ENRIOBLK2ENSTAT RIOBLK3ENRIODOORBELL3ICCR RIODOORBELL2ICSRRIODOORBELL2ICCR RIODOORBELL3ICSRRIOINTDST0DECODE RioerrrstevnticrrRIOERRRSTEVNTICRR2 RIOERRRSTEVNTICRR3RIOLSU4REG3 RIOLSU4REG0RIOLSU4REG1 RIOLSU4REG2RIOQUEUE7RXDMAHDP RIOQUEUE4RXDMAHDPRIOQUEUE5RXDMAHDP RIOQUEUE6RXDMAHDPRIORXUMAPH1 RIORXUMAPL0RIORXUMAPH0 RIORXUMAPL1RapidIO Peripheral-Specific Registers Riohostbaseidlock RiolclcfghbarRiolclcfgbar RiobaseidRIOSP0RATEEN RioctrlcaptRiopwtgtid RIOSP0ERRDETSerial RapidIO Electrical Data/Timing 245 113. Gpio Registers General-Purpose Input/Output GpioGpio Device-Specific Information Gpio Peripheral Register DescriptionsPulse duration, GPOx low 36P 8 Gpio Electrical Data/Timing114. Timing Requirements for Gpio Inputs12 see Figure Pulse duration, GPOx high 36P 8Emulation Features and Capability Advanced Event Triggering AETTrace 116. Timing Requirements for Jtag Test Port see Figure Delay time, TCK low to TDO validIeee 1149.1 Jtag Jtag Device-Specific InformationAdded 0.83 ns C6455-1200 1.2-GHz CPU Cycle Time Revision HistoryC6455 Revision History See ADDITIONS/MODIFICATIONS/DELETIONSAIR Flow Thermal Resistance Characteristics S-PBGA Package ZTZ/GTZThermal Data Packaging InformationOrderable Device Status Package Pins Package Eco Plan MSL Peak TempQty Page Products Applications DSPRfid