SM320C6455-EP

www.ti.com

 

FIXED-POINT DIGITAL SIGNAL PROCESSOR

 

 

SPRS462B – SEPTEMBER 2007 – REVISED JANUARY 2008

Table 5-8. Megamodule Cache Configuration Registers (continued)

 

HEX ADDRESS RANGE

ACRONYM

REGISTER NAME

 

0184 8354

MAR213

Controls EMIFA CE5 Range D500 0000 - D5FF FFFF

 

0184 8358

MAR214

Controls EMIFA CE5 Range D600 0000 - D6FF FFFF

 

0184 835C

MAR215

Controls EMIFA CE5 Range D700 0000 - D7FF FFFF

 

0184 8360

MAR216

Controls EMIFA CE5 Range D800 0000 - D8FF FFFF

 

0184 8364

MAR217

Controls EMIFA CE5 Range D900 0000 - D9FF FFFF

 

0184 8368

MAR218

Controls EMIFA CE5 Range DA00 0000 - DAFF FFFF

 

0184 836C

MAR219

Controls EMIFA CE5 Range DB00 0000 - DBFF FFFF

 

0184 8370

MAR220

Controls EMIFA CE5 Range DC00 0000 - DCFF FFFF

 

0184 8374

MAR221

Controls EMIFA CE5 Range DD00 0000 - DDFF FFFF

 

0184 8378

MAR222

Controls EMIFA CE5 Range DE00 0000 - DEFF FFFF

 

0184 837C

MAR223

Controls EMIFA CE5 Range DF00 0000 - DFFF FFFF

 

0184 8380

MAR224

Controls DDR2 CE0 Range E000 0000 - E0FF FFFF

 

0184 8384

MAR225

Controls DDR2 CE0 Range E100 0000 - E1FF FFFF

 

0184 8388

MAR226

Controls DDR2 CE0 Range E200 0000 - E2FF FFFF

 

0184 838C

MAR227

Controls DDR2 CE0 Range E300 0000 - E3FF FFFF

 

0184 8390

MAR228

Controls DDR2 CE0 Range E400 0000 - E4FF FFFF

 

0184 8394

MAR229

Controls DDR2 CE0 Range E500 0000 - E5FF FFFF

 

0184 8398

MAR230

Controls DDR2 CE0 Range E600 0000 - E6FF FFFF

 

0184 839C

MAR231

Controls DDR2 CE0 Range E700 0000 - E7FF FFFF

 

0184 83A0

MAR232

Controls DDR2 CE0 Range E800 0000 - E8FF FFFF

 

0184 83A4

MAR233

Controls DDR2 CE0 Range E900 0000 - E9FF FFFF

 

0184 83A8

MAR234

Controls DDR2 CE0 Range EA00 0000 - EAFF FFFF

 

0184 83AC

MAR235

Controls DDR2 CE0 Range EB00 0000 - EBFF FFFF

 

0184 83B0

MAR236

Controls DDR2 CE0 Range EC00 0000 - ECFF FFFF

 

0184 83B4

MAR237

Controls DDR2 CE0 Range ED00 0000 - EDFF FFFF

 

0184 83B8

MAR238

Controls DDR2 CE0 Range EE00 0000 - EEFF FFFF

 

0184 83BC

MAR239

Controls DDR2 CE0 Range EF00 0000 - EFFF FFFF

 

0184 83C0 -0184 83FC

MAR240 to

Reserved

 

MAR255

 

 

 

 

Table 5-9. Megamodule L1/L2 Memory Protection Registers

 

HEX ADDRESS RANGE

ACRONYM

REGISTER NAME

 

0184 A000

L2MPFAR

L2 memory protection fault address register

 

0184 A004

L2MPFSR

L2 memory protection fault status register

 

0184 A008

L2MPFCR

L2 memory protection fault command register

 

0184 A00C - 0184 A0FF

-

Reserved

 

0184 A100

L2MPLK0

L2 memory protection lock key bits [31:0]

 

0184 A104

L2MPLK1

L2 memory protection lock key bits [63:32]

 

0184 A108

L2MPLK2

L2 memory protection lock key bits [95:64]

 

0184 A10C

L2MPLK3

L2 memory protection lock key bits [127:96]

 

0184 A110

L2MPLKCMD

L2 memory protection lock key command register

 

0184 A114

L2MPLKSTAT

L2 memory protection lock key status register

 

0184 A118 - 0184 A1FF

-

Reserved

 

0184 A200

L2MPPA0

L2 memory protection page attribute register 0

 

0184 A204

L2MPPA1

L2 memory protection page attribute register 1

 

0184 A208

L2MPPA2

L2 memory protection page attribute register 2

 

0184 A20C

L2MPPA3

L2 memory protection page attribute register 3

 

Submit Documentation Feedback

 

C64x+ Megamodule

97

Page 97
Image 97
Texas Instruments SM320C6455-EP manual Megamodule L1/L2 Memory Protection Registers