Texas Instruments SM320C6455-EP manual 2 PLL1 Controller Memory Map, Min Typ

Models: SM320C6455-EP

1 254
Download 254 pages 49.23 Kb
Page 139
Image 139

SM320C6455-EP

FIXED-POINT DIGITAL SIGNAL PROCESSOR

www.ti.com

SPRS462B – SEPTEMBER 2007 – REVISED JANUARY 2008

The PLL lock time is the amount of time needed from when the PLL is taken out of reset (PLLRST = 1 with PLLEN = 0) to when to when the PLL controller can be switched to PLL mode (PLLEN = 1). The PLL1 lock time is given in Table 7-17.

Table 7-17. PLL1 Stabilization, Lock, and Reset Times

 

MIN

 

TYP

MAX

UNIT

PLL stabilization time

150

 

 

 

μs

PLL lock time

 

 

 

2000*C(1)

ns

PLL reset time

128*C

(1)

 

 

ns

(1)C = CLKIN1 cycle time in ns. For example, when CLKIN1 frequency is 50 MHz, use C = 20 ns.

7.7.2PLL1 Controller Memory Map

The memory map of the PLL1 controller is shown in Table 7-18. Note that only registers documented here are accessible on the C6455. Other addresses in the PLL1 controller memory map should not be modified.

Table 7-18. PLL1 Controller Registers (Including Reset Controller)

HEX ADDRESS RANGE

ACRONYM

REGISTER NAME

 

029A 0000 - 029A 00E3

-

Reserved

 

029A 00E4

RSTYPE

Reset Type Status Register (Reset Controller)

 

029A 00E8 - 029A 00FF

-

Reserved

 

029A 0100

PLLCTL

PLL Control Register

 

029A 0104

-

Reserved

 

029A 0108

-

Reserved

 

029A 010C

-

Reserved

 

029A 0110

PLLM

PLL Multiplier Control Register

 

029A 0114

PREDIV

PLL Pre-Divider Control Register

 

029A 0118

-

Reserved

 

029A 011C

-

Reserved

 

029A 0120

-

Reserved

 

029A 0124

-

Reserved

 

029A 0128

-

Reserved

 

029A 012C

-

Reserved

 

029A 0130

-

Reserved

 

029A 0134

-

Reserved

 

029A 0138

PLLCMD

PLL Controller Command Register

 

029A 013C

PLLSTAT

PLL Controller Status Register

 

029A 0140

ALNCTL

PLL Controller Clock Align Control Register

 

029A 0144

DCHANGE

PLLDIV Ratio Change Status Register

 

029A 0148

-

Reserved

 

029A 014C

-

Reserved

 

029A 0150

SYSTAT

SYSCLK Status Register

 

029A 0154

-

Reserved

 

029A 0158

-

Reserved

 

029A 015C

-

Reserved

 

029A 0160

PLLDIV4

PLL Controller Divider 4 Register

 

029A 0164

PLLDIV5

PLL Controller Divider 5 Register

 

029A 0168 - 029B FFFF

-

Reserved

 

Submit Documentation Feedback

 

C64x+ Peripheral Information and Electrical Specifications

139

Page 139
Image 139
Texas Instruments SM320C6455-EP manual 2 PLL1 Controller Memory Map, PLL1 Stabilization, Lock, and Reset Times, Min Typ