Bri | Xilinx EDK 8.2i specs

Instructions

bri	Unconditional Branch Immediate
	bri	IMM	Branch Immediate
	brai	IMM	Branch Absolute Immediate
	brid	IMM	Branch Immediate with Delay
	braid	IMM	Branch Absolute Immediate with Delay
	brlid	rD, IMM	Branch and Link Immediate with Delay
	bralid	rD, IMM	Branch Absolute and Link Immediate with Delay

R

1 0 1 1 1 0

rD

D A L 0 0

IMM

0

6

11

16

31

Description

Branch to the instruction located at address determined by IMM, sign-extended to 32 bits.

The mnemonics brlid and bralid will set the L bit. If the L bit is set, linking will be performed. The current value of PC will be stored in rD.

The mnemonics brai, braid and bralid will set the A bit. If the A bit is set, it means that the branch is to an absolute value and the target is the value in IMM, otherwise, it is a relative branch and the target will be PC + IMM.

The mnemonics brid, braid, brlid and bralid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode

if L = 1 then

(rD) ← PC

if A = 1 then PC ← (IMM)

else

PC ← PC + (IMM) if D = 1 then

allow following instruction to complete execution

Registers Altered

•rD

•PC

Latency

2 cycles (if the D bit is set)

3 cycles (if the D bit is not set)

MicroBlaze Processor Reference Guide	www.xilinx.com	93
UG081 (v6.0) June 1, 2006	1-800-255-7778

Image 93

Xilinx EDK 8.2i manual Bri

Contents

UG081 v6.0 June 1 MicroBlaze Processor Reference Guide MicroBlaze Processor Reference Guide Date Version Revision MicroBlaze Processor Reference Guide UG081 v6.0 June 1 UG081 v6.0 June 1 Preface About This Guide MicroBlaze Application Binary Interface Additional Resources Manual Contents Typographical Conventions Conventions Meaning or Use Example Online Document UG081 v6.0 June 1 Overview Features Version Status Deprecated Active MicroBlaze Architecture Instructions Data Types and Endianness ESR MSREAR FSR Op1 if cond else op2 MicroBlaze Processor Reference Guide MicroBlaze Processor Reference Guide UG081 v6.0 June 1 MicroBlaze Processor Reference Guide MicroBlaze Processor Reference Guide UG081 v6.0 June 1 Registers Special Purpose Registers General Purpose RegistersProgram Counter PC Registers Machine Status Register MSR 8Program Counter PC Bits Name Description Reset Value9Machine Status Register MSR Bits Name Description PVR DCE EIPICE FSL Exception Address Register EAR Buslock Enable ESS Exception Status Register ESR Source/Destination Register Branch Target Register BTR Processor Version Register PVR Floating Point Status Register FSR Cusebarrel CFGDIV Cusediv OP0EXEC CdebugenabledUnexec Cunalignedexception Cicachelinelen IcllIcbs Ccachebytesize Pipeline Architecture CresetmsrArch Rstmsr Delay Slots Memory ArchitectureBranches Reset, Interrupts, Exceptions, and Break Reset, Interrupts, Exceptions, and Break Hardware Exceptions ResetEquivalent Pseudocode Exception Causes Hardware Breaks Breaks User Vector Exception InterruptSoftware Breaks Latency Overview Instruction CacheGeneral Instruction Cache Functionality Instruction Cache Instruction Cache Operation Data CacheInstruction Cache Software Support MSR Bit General Data Cache Functionality Data Cache OperationData Cache Floating Point Unit FPU Data Cache Software SupportWDC Instruction Rounding FormatOperations Arithmetic Fast Simplex Link FSL Hardware Acceleration using FSLExceptions Comparison Debug and Trace Debug OverviewTrace Overview MicroBlaze Architecture Ilmb MicroBlaze I/O OverviewIxcl Dxcl Dmrnw Dopb MicroBlaze Signal Interface Description DAS Dlmb Imrnw IopbIAS Ilmb Mfsl Ixclm On-Chip Peripheral Bus OPB Interface DescriptionDxcls Dxclm ByteEnable03 LMB Signal InterfaceLocal Memory Bus LMB Interface Description Addr031 ReadStrobe DataWrite031WriteStrobe DataRead031 LMB Transactions Generic Write OperationGeneric Read Operation Single Cycle Back-to-Back Read Operation Back-to-Back Write OperationBack-to-Back Mixed Read/Write Operation BE0 BE1 BE2 Read and Write Data Steering RD1623 RD2431RD07 RD815 RD1623 RD2431 Master FSL Signal Interface Slave FSL Signal InterfaceFast Simplex Link FSL Interface Description FSL Transactions Xilinx CacheLink XCL Interface DescriptionFSL BUS Write Operation FSL BUS Read Operation CacheLink Signal Interface CacheLink Transactions Instruction Cache Read Miss Data Cache Read MissData Cache Write Trace Interface Description Debug Interface DescriptionDebug Interface Description MDM MicroBlaze Processor Reference Guide 11 Type of Trace Exception TraceExceptionKind Description MicroBlaze Core Conﬁgurability Values Assigned Type Cusemsrinstr CusepcmpinstrPcmpne Cunalignedexception Cnumberofrdaddrbrk Ffff CicacheusefslCdcacheusefsl Data Types Scope Register Usage Conventions MicroBlaze Application Binary Interface2Register usage conventions Type Enforcement Purpose Stack Convention Stack Convention High Memory Low Memory Func Memory Model Interrupt and Exception Handling 1Symbol notation Meaning SummaryNotation Type a FormatsType B Opcode Destination Reg Source Reg a Immediate Value Add DescriptionRegisters Altered Addi RD, rA, rB Registers Altered Latency Logial and with Immediate Andi RD, rA, IMM Andi Andn Logical and notAndn RD, rA, rB Logical and not with Immediate Andni RD, rA, IMM Andni Beq Branch if Equal BeqBeqd Beqi Branch Immediate if Equal BeqiBeqid Bge Branch if Greater or Equal BgeBged Bgei Branch Immediate if Greater or Equal BgeiBgeid Bgt Branch if Greater Than BgtBgtd Bgti Branch Immediate if Greater Than BgtiBgtid Ble Branch if Less or Equal BleBled Blei Branch Immediate if Less or Equal BleiBleid Branch if Less Than Blt Blt Blti BltiBltid Bne Branch if Not Equal BneBned Bnei Branch Immediate if Not Equal BneiBneid Bra Instructions Unconditional BranchBrd Brad MicroBlaze Instruction Set Architecture Bri MicroBlaze Instruction Set Architecture Msrbip Instructions BrkBreak RD, rB Break Immediate Brki RD, IMM Brki Instructions Barrel Shift Bsrl BsraBsll Barrel Shift Immediate Bsrli BsiBsrai Bslli Cmp Integer Compare CmpCmpu Fadd Floating Point Arithmetic Add FaddEsrec FSRIO,UF,OF,DO Frsub Reverse Floating Point Arithmetic SubtractionFrsub RD, rA, rB Reverse subtract Floating Point Arithmetic Multiplication Fmul Fmul Floating Point Arithmetic Division FdivFdiv RD, rA, rB Divide Esrec FSRIO,UF,OF,DO,DZ Fcmp Esrec FSRIO,DO Get from fsl interface GetNget Cget Idiv Integer Divide IdivIdivu Immediate ImmIMM Imm Lbu Load Byte UnsignedLbu RD, rA, rB Load Byte Unsigned Immediate Lbui RD, rA, IMM Lbui Lhu RD, rA, rB Lhu Load Halfword Unsigned Immediate Lhui RD, rA, IMM Lhui Load Word Load Word Immediate Lwi RD, rA, IMM Lwi Mfs RD, rS Mfs Read MSR and clear bits in MSR Msrclr RD, Imm Msrclr Msrset RD, Imm Msrset Move To Special Purpose Register Mts RS, rA Mts Instructions Mul Multiply RD, rA, rB Multiply Immediate Muli RD, rA, IMM Muli Logical or Logical or with Immediate Ori RD, rA, IMM Ori Pattern Compare Byte Find Pcmpbf Pcmpbf Pattern Compare Equal Pcmpeq Pcmpeq Pattern Compare Not Equal Pcmpne Pcmpne Put to fsl interface PutNput Cput Arithmetic Reverse Subtract Rsub RsubRsubc Rsubk Arithmetic Reverse Subtract Immediate Rsubi RsubiRsubic Rsubik Rtbd Return from BreakRtbd RA, IMM Rtid Return from Interrupt Rtid RA, IMMMsrie Rted Return from Exception Rted RA, IMMMsree Msreip ESR Return from Subroutine Rtsd RA, IMM Rtsd None Store Byte Immediate Sbi RD, rA, IMM Sbi Sext16 RD, rA Sext16 Sext8 Sign Extend ByteSext8 RD, rA Instructions Store Halfword RD, rA, rB Store Halfword Immediate Shi RD, rA, IMM Shi Sra RD, rA Sra Shift Right with Carry Src RD, rA Src Srl Shift Right LogicalSrl RD, rA Addr ← rA + rB Addr3031 ← MemAddr ← rD031 Store Word Immediate Swi RD, rA, IMM Register Altered Write to Data Cache Wdc Wic Logical Exclusive or Xor RD, rA, rB Xor Xori Logical Exclusive or with ImmediateXori RA, rD, IMM 148