Manuals / Xilinx / Computer Equipment / Typewriter

Xilinx EDK 8.2i manual Branch if Not Equal Bne, Bned

Models: EDK 8.2i

1 148

Download 148 pages 28.91 Kb

Page 89

Instructions

bne	Branch if Not Equal
	bne	rA, rB	Branch if Not Equal
	bned	rA, rB	Branch if Not Equal with Delay

R

1 0 0 1 1 1

D 0 0 0 1

rA

rB

0 0 0 0 0 0 0 0 0 0 0

0

6

11

16

21

31

Description

Branch if rA not equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bned will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode

If rA ≠ 0 then PC ← PC + rB

else

PC ← PC + 4 if D = 1 then

allow following instruction to complete execution

Registers Altered

•PC

Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

Note

A delay slot must not be used by the following: IMM, branch, or break instructions. This also applies to instructions causing recoverable exceptions (e.g. unalignement), when hardware exceptions are enabled. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.

MicroBlaze Processor Reference Guide	www.xilinx.com	89
UG081 (v6.0) June 1, 2006	1-800-255-7778

Image 89

Xilinx EDK 8.2i manual Branch if Not Equal Bne, Bned

Contents

UG081 v6.0 June 1 MicroBlaze Processor Reference GuideMicroBlaze Processor Reference Guide Date Version Revision MicroBlaze Processor Reference Guide UG081 v6.0 June 1UG081 v6.0 June 1 Preface About This Guide MicroBlaze Application Binary Interface Additional Resources Manual ContentsTypographical ConventionsConventions Meaning or Use Example Online DocumentUG081 v6.0 June 1 Overview FeaturesVersion Status Deprecated Active MicroBlaze ArchitectureInstructions Data Types and EndiannessESR MSREAR FSROp1 if cond else op2 MicroBlaze Processor Reference Guide MicroBlaze Processor Reference Guide UG081 v6.0 June 1 MicroBlaze Processor Reference Guide MicroBlaze Processor Reference Guide UG081 v6.0 June 1 Registers Special Purpose Registers General Purpose RegistersProgram Counter PC RegistersMachine Status Register MSR 8Program Counter PC Bits Name Description Reset Value9Machine Status Register MSR Bits Name Description PVRDCE EIPICE FSLException Address Register EAR Buslock EnableESS Exception Status Register ESRSource/Destination Register Branch Target Register BTRProcessor Version Register PVR Floating Point Status Register FSRCusebarrel CFGDIV CusedivOP0EXEC CdebugenabledUnexec CunalignedexceptionCicachelinelen IcllIcbs CcachebytesizePipeline Architecture CresetmsrArch RstmsrBranches Delay SlotsMemory Architecture Reset, Interrupts, Exceptions, and Break Reset, Interrupts, Exceptions, and BreakHardware Exceptions ResetEquivalent Pseudocode Exception CausesHardware Breaks BreaksUser Vector Exception InterruptSoftware Breaks LatencyOverview Instruction CacheGeneral Instruction Cache Functionality Instruction CacheInstruction Cache Operation Data CacheInstruction Cache Software Support MSR BitData Cache General Data Cache FunctionalityData Cache Operation WDC Instruction Floating Point Unit FPUData Cache Software Support Rounding FormatOperations ArithmeticFast Simplex Link FSL Hardware Acceleration using FSLExceptions ComparisonTrace Overview Debug and TraceDebug Overview MicroBlaze Architecture Ilmb MicroBlaze I/O OverviewIxcl DxclDmrnw Dopb MicroBlaze Signal Interface DescriptionDAS Dlmb Imrnw IopbIAS Ilmb MfslIxclm On-Chip Peripheral Bus OPB Interface DescriptionDxcls DxclmByteEnable03 LMB Signal InterfaceLocal Memory Bus LMB Interface Description Addr031ReadStrobe DataWrite031WriteStrobe DataRead031Generic Read Operation LMB TransactionsGeneric Write Operation Single Cycle Back-to-Back Read Operation Back-to-Back Write OperationBack-to-Back Mixed Read/Write Operation BE0 BE1 BE2RD07 RD815 RD1623 RD2431 Read and Write Data SteeringRD1623 RD2431 Fast Simplex Link FSL Interface Description Master FSL Signal InterfaceSlave FSL Signal Interface FSL Transactions Xilinx CacheLink XCL Interface DescriptionFSL BUS Write Operation FSL BUS Read OperationCacheLink Signal Interface CacheLink Transactions Data Cache Write Instruction Cache Read MissData Cache Read Miss Trace Interface Description Debug Interface DescriptionDebug Interface Description MDMMicroBlaze Processor Reference Guide 11 Type of Trace Exception TraceExceptionKind Description MicroBlaze Core ConﬁgurabilityValues Assigned Type Cusemsrinstr CusepcmpinstrPcmpne Cunalignedexception CnumberofrdaddrbrkCdcacheusefsl FfffCicacheusefsl Data Types Scope2Register usage conventions Type Enforcement Purpose Register Usage ConventionsMicroBlaze Application Binary Interface Stack Convention Stack ConventionHigh Memory Low Memory Func Memory Model Interrupt and Exception Handling Notation 1Symbol notation MeaningSummary Type a FormatsType B Opcode Destination Reg Source Reg a Immediate ValueRegisters Altered AddDescription Addi RD, rA, rB Registers Altered LatencyLogial and with Immediate Andi RD, rA, IMM AndiAndn RD, rA, rB AndnLogical and not Logical and not with Immediate Andni RD, rA, IMM AndniBeqd BeqBranch if Equal Beq Beqid BeqiBranch Immediate if Equal Beqi Bged BgeBranch if Greater or Equal Bge Bgeid BgeiBranch Immediate if Greater or Equal Bgei Bgtd BgtBranch if Greater Than Bgt Bgtid BgtiBranch Immediate if Greater Than Bgti Bled BleBranch if Less or Equal Ble Bleid BleiBranch Immediate if Less or Equal Blei Branch if Less Than Blt BltBltid BltiBlti Bned BneBranch if Not Equal Bne Bneid BneiBranch Immediate if Not Equal Bnei Bra Instructions Unconditional BranchBrd BradMicroBlaze Instruction Set Architecture Bri MicroBlaze Instruction Set Architecture Msrbip Instructions BrkBreak RD, rBBreak Immediate Brki RD, IMM BrkiBsll Instructions Barrel Shift BsrlBsra Barrel Shift Immediate Bsrli BsiBsrai BslliCmpu CmpInteger Compare Cmp Esrec FSRIO,UF,OF,DO FaddFloating Point Arithmetic Add Fadd Frsub RD, rA, rB Reverse subtract FrsubReverse Floating Point Arithmetic Subtraction Floating Point Arithmetic Multiplication Fmul FmulFloating Point Arithmetic Division FdivFdiv RD, rA, rB Divide Esrec FSRIO,UF,OF,DO,DZFcmp Esrec FSRIO,DO Get from fsl interface GetNget CgetIdivu IdivInteger Divide Idiv Immediate ImmIMM ImmLbu RD, rA, rB LbuLoad Byte Unsigned Load Byte Unsigned Immediate Lbui RD, rA, IMM LbuiLhu RD, rA, rB LhuLoad Halfword Unsigned Immediate Lhui RD, rA, IMM LhuiLoad Word Load Word Immediate Lwi RD, rA, IMM LwiMfs RD, rS MfsRead MSR and clear bits in MSR Msrclr RD, Imm MsrclrMsrset RD, Imm MsrsetMove To Special Purpose Register Mts RS, rA MtsInstructions Mul Multiply RD, rA, rB Multiply Immediate Muli RD, rA, IMM MuliLogical or Logical or with Immediate Ori RD, rA, IMM OriPattern Compare Byte Find Pcmpbf PcmpbfPattern Compare Equal Pcmpeq PcmpeqPattern Compare Not Equal Pcmpne PcmpnePut to fsl interface PutNput CputArithmetic Reverse Subtract Rsub RsubRsubc RsubkArithmetic Reverse Subtract Immediate Rsubi RsubiRsubic RsubikRtbd RA, IMM RtbdReturn from Break Msrie RtidReturn from Interrupt Rtid RA, IMM Msree Msreip ESR RtedReturn from Exception Rted RA, IMM Return from Subroutine Rtsd RA, IMM RtsdNone Store Byte Immediate Sbi RD, rA, IMM SbiSext16 RD, rA Sext16Sext8 RD, rA Sext8Sign Extend Byte Instructions Store Halfword RD, rA, rB Store Halfword Immediate Shi RD, rA, IMM ShiSra RD, rA SraShift Right with Carry Src RD, rA SrcSrl RD, rA SrlShift Right Logical Addr ← rA + rB Addr3031 ← MemAddr ← rD031 Store Word Immediate Swi RD, rA, IMM Register AlteredWrite to Data Cache WdcWic Logical Exclusive or Xor RD, rA, rB XorXori RA, rD, IMM XoriLogical Exclusive or with Immediate 148