Mechanical Data Introduction, PIN Assignment | Intel 80386 manual

inter

80386 ~[Q)W~OO~[g OOOIP@OO~~lf'O@OO

6.MECHANICAL DATA

6.1INTRODUCTION

In this section, the physical packaging and its con- nections are described in detail.

6.2PIN ASSIGNMENT

vee and GND connections must be made to multi- ple Vee and Vss (GND) pins. Each Vee and Vss must be connected to the appropriate voltage level. The circuit board should include Vee and GND planes for power distribution and all Vee and Vss pins must be connected to the appropriate plane.

NOTE:

Pins identified as "N.C." should remain completely unconnected.

The 80386 pinout as viewed from the top side of the component is shown by Figure 6-1. Its pinout as viewed from the Pin side of the component is Figure 6-2.

p	N	M L	K	H	G		D C		B A
A30	A27 A26 A23		A21	A20 A17	A16 A15	A14	All	A8	VSS	vee
2		....				....
vec A31 A29 A24 A22 VSS AlB vee VSS						A13	Al0	A7	A5	VSS
3
030 VSS vec A28 A25 VSS A19 vee VSS						A12	A9	A6	A4	A3
4
029	vee	VSS						A2	NC	Ne
5										vce
026	027	031						vee	VSS	vce
6
VSS	025	028						NC	Ne	VSS
7										vce
024	VCC	vec						NC	INTR	vce
8
vcc	023	VSS						PEREQ	NMI ERROR#

9....~ ....~

022 021 020RESET 8USY# VSS

10

019 017 VSSLOCK# W/R# VCC

11

018	016	015	....	....			....	....	....	....	VSS	VSS	o/c#
12		....	....	....			....	....	....	....
		~	~	~			~	~	~	~
014	012	010	vec	07	VSS	00	vec	CLK2	8EO#	vcc	vce	NC	M/IO#
13
013	011	VCC	08	05	VSS	01	REAOY#	Ne	NC	NA#	8El#	8E2#	8E3#
14													vcc
VSS	09	HLOA	06	04	03	02	VCC	VSS	AOS#	HOLO 8S16#		VSS	vcc
P	N M		L	K		H	G		E	D	C	B A

Figure 6-1. 80386 PGA Pinout-View from Top Side

2

3

4

5

6

7

8

9

10

11

12

13

14

231630-33

94

Image 155

Intel 80386 manual Mechanical Data Introduction, PIN Assignment

Contents

Page Inter Intel Corporation Table of Contents Chapter Architectural Compatibility Chapter Highlights Page High-performance Implementation 32-bit Architecture Highlights Extended Debugging Support Configurable ProtectionVirtual Memory Support Summary Object Code Compatibility Application Architecture Page Flags and Instruction Pointer RegistersGeneral Registers Numeric Coprocessor Registers Memory and logical Addressing Logical Address Translation Segment and Descriptor Registers Addressing Modes Principal Data Types Data Types and Instructions Stack Instructions Numeric Coprocessor Data TypesOther Instructions ~.,...I-------.-1 Byte String LII Miscellaneous Instructions Chapter System Architecture Page Multitasking System Registers Task State Segment Task Switching Address Translation Overview Addressing Address Translation Overview Segments Principal Descriptor Fields ~~~~~.II~~~ Pages Linear to Physical Address Translation Virtual Memory I I I Privilege Protection USing Privilege Levels Segment Protection Privileged Instructions Protection 10. Gates as Protected Entry Points Interrupts and Exceptions Interrupt Descriptor Table Debug Eceptions and Registers System Architecture Page Architectural Compatibility Page Real and Virtual 86 Modes 80286 Compatibility Architectural Compatibility Trapping Virtual 861\11ode System Calls Page Chapter Hardware Implementation Page Chapter Hardware Implementation Hardware Implementation Data and Address Buses Clock Bus Cycle Control Bus Cycle Definition Non-pipelined Bus Cycle Timing Bus Cycles with Pipelined Addresses Coprocessor Control Dynamic Bus SizingProcessor Status and Control Mixed 16- and 32-bit Accesses Chapter Data Sheet Page 80386 Update Notice Table of Contents Privilege Validation Descriptor Tables IntroductionInterrupt Descriptor Table Segment Descriptor Cache Functional Data Pipelined Address with Dynamic Data Bus Sizing Package Thermal Specification3.4 Initiating and Maintaining Pipelined Address Register Overview Base Architecture Introduction Flags Register Register DescriptionsGeneral Purpose Registers Instruction Pointer TSS Other Segment Physical Base Address Segment Limit Segment RegistersSegment Registers Descriptor Registers Loaded Automatically MSW Segment Descriptor RegistersControl Registers Flects the current state of the ET bit Directory Base Register CR3 TS Task Switched, bitFault Linear Address Register CR2 System Address Registers Compatibility Register AccessibilityDebug and Test Registers Idtr Instruction Set OverviewIopl Gdtr 2b Arithmetic Instructions 2 80386 Instructions2dLogical Instructions 2a Data Transfer 2h Protection Model 2e Bit Manipulation Instructions2f. Program Control Instructions 2g High Level Language Instructions 3 32-Bit Memory Addressing Modes Addressing Modes OverviewRegister and Immediate Modes Differences Between 16 and 32 Bit Addresses Addressing Mode Calculations None DisplacementData Types Base Register BX,BP Index Register SI,DI Scale Factor Sign ED rrrrrrrrl LilliililillIl Address Spaces Memory OrganizationIntroduction Segment Register Usage I/O Space Maskable Interrupt InterruptsInterrupts and Ecep~ions Interrupt Processing Software Interrupts Non-Maskable Interrupt NMI 2.INTR Interrupt and Exception Priorities Instruction Restart Reset and InitializationDouble Fault Debugging Support TLB TestingTestability Self-Test Debug Registers Breakpoint InstructionSingle-Step Trap DR4 DR1DR2 DR3 Usage Encoding Causing Breakpoint Debug Status Register DR6 Real Mode Architecture Real Mode Introduction ADD, OR, ADC, SBB SET/RESET/COMPLEMENTMemory Addressing Xchg Shutdown and Halt Reserved LocationsIntierrupts Addressing Mechanism Protected Mode Addressing Descriptor Tables Introduction Segmentation IntroductionTerminology Descriptor Tables Segment Base 15 Segment Limit 15 DescriptorsByte Address Dptm typ , data gm,nt System Descriptor Formats Offset 31 SelectorOffset 15 Word Segment Descriptor Cache Differences Between 386 and 286 DescriptorsSegment Base 15 Selector Fields Nil R~L ~~~~~~~EL~~E~ ~A~~ ~I~I! ttl ~!~~~~E L~~E~~~s~ I~I! ~ J ~~?~~~~EL~~E~B~~E ~I~I~ tJ1 Privilege Levels Protection ConceptsRules of Privilege Privilege Level Transfers CALL, JMP GOT/LOTCall RET,IRET 80386 Call Ga~es Task Switching Infef Initialization and Transition to Protected Mode Paging Concepts Tools for Building ProtectedPaging Systems Directory Paging OrganizationMechanism Descriptor Base Register DIRECTORY/TABLE Entries Level Protection R/W, U/S BitsFrame Address 31 Reserved Tables Paging Operation Translation Lookaside Buffer Executing 8086 Programs Paging In Virtual ModeAccess Type Virtual 8086 Environment 24. Virtual 8086 Environment Memory Management Protection and 1/0 Permission Bitmap Entering and Leaving Virtual Interrupt Handling Task Switches TO/FROM Virtual 8086 Mode For state saving i.e. push all registers in prolog, pop ·25.Virtual 8086 Environment Interrupt and Call Handling Clock CLK2 Introduction Address Bus BEO# through BE3#, A2 through A31 Data Bus do through Bus Cycle Definition Signals W/R#, D/C#, MIIO#, LOCK# Introduction Bus Control Signals Coprocessor Interface Signals Bus Arbitration Signals Interrupt Signals Signal Summary BEO# Memory and 1/0 Spaces Dynamic Data Bus Sizing Memory and 110 Organization Cycles 1 and 1a Interfacing with 32- and 16-Bit Memories BEO# BHE# BLE# AD Operand Alignment Li,\~~ P1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 ·9.Fastest Read Cycles with Pipelined Address Timing Address Pipelining FOUR-BANK Interleaved Memory Address signal A2 selects bank Bit datapath to each bankTWO-BANK Interleaved Memory Introduction Read and Write Cycles Ixxx NON-PIPELINED AddressXxxxx Ixxxx Xxxi Xxxix 13 80386 Bus States not usIng pipelined address ·14Asserting BS16# zero wait states, non·pipelinedaddress 3.3 NON·PIPELINED Address with Dynamic Data BUS Sizing BSI6# XXX XXx XXX X .. IXXXXwOO~ J, XXX XXX1/ \ Xixxxxx ValidXixxxx ,XXXXY ~~~~ DOO¥ B516# ~~..tJ.~~~~~~~ Bus Sizing with Pipelined Address BS16 # 44~~~...l-.lI...l Ready # 44~~.lI...l/l Acknowledge ~ ,T1-T~-T2PJ ,T1PT2PJ Idle non-pipelined pipelinedPipelined IO#, D/c# 20 Complete Bus States including pipelined address Ffi ~ -XXIXXY Xxxxy ~j XDONTCAR~X~ x~ ~X~~lKX~ /..XXXXXxxxx IXXXXIXXXXI.. /..DXXXIXXX ~ Xxxxiy Xxixxy ~ /..XIXXY ~--cp--- ----- ----- ----- ----- ~ Interrupt Acknowledge Inta Cycles 23.Halt Indication Cycle Halt Indication Cycle 24. Shutdown Indication Cycle Shutdown Indication Cycle Entering and Exiting Hold Acknowledge Reset During Hold AcknowledgeBus Activity During and Following Reset Other Functional Descriptions 26. Requesting Hold from Active Bus NA # negated Component and Revision Identifiers SELF-TEST Signature Component Revision Stepping Identifier Name Component Revision CMD1 Software Testing for Coprocessor Presence PIN Assignment Mechanical Data Introduction 000 0 0 0 000 0 0 Vee Vss 1654189~1 Package Dimensions and Mounting Measure PGA Case Temperature Package Thermal Specification Ill Infef80386 Electrical Data Power and Grounding Maximum Ratings D.C. Specifications 102 A.C. Specifications1 A.C. Spec Definitions Unit Min Max Operating Frequency MHz Half of CLK2 2 A.C. Specification Tables·4 -16 A.C. Characteristics Symbol Parameter 80386-16 80386-16 Min Unit Max 16 A.C. Characteristics Symbol ParameterSymbol Parameter Min 80386 ~QW~OOg OOOIP@OOIMl~iiO@OO 3 A.C. Test Loads 4 A.C. Timing Waveforms 106 MAX Itm PI~ 80386 Instruction Encoding Instruction SET 111 8o386Instructlon Set CIock Count Summary 112 ·1 Instruction Set Clock Count Summary RIm 80386 Instructlon Set CIockCount S ummary Contlnued Doubleword ·1 80386 Instruction Set Clock Count Summary 115 Instruction Set Clock Count Summary BIT Manipulation Instruction Set Clock Count Summarycontlnued +ml 7+ml Instruction Set Clock Count Summar Protected 80386 Ins ruefIon SetCIoek CountSummary ConrInued 119 120 Interrupt Instructions 80386 Instructlon Set CIockCountSummaay Contmued Bound O3861nstructlon Set CIockCount Summary Contlnued 80386 nstructlon Set CIockCount Summary Contlnued Infef80386 Madear Ns ruetIon StCIe oekCount 5 ummary Contlnued ~~~\ Overview Bits 2 32-Bit Extensions of the Instruction SetEncoding of Instruction Fields Field Encoding of Address Mode EOI OsbxOSBX+d16 11010 OS EAX Scale Factor NE/NZ Encoding of Operation DirectionNAE NB/AE California Domestic Sales Offices United States