Table of Contents | Intel 80386 guide


1.	TABLE OF CONTENTS			3-5
2.	BASE ARCHITECTURE			. . . . . . . . . . . . . . 7
	2.1	Introduction		. . . . . . . . . . . . . 7
	2.2	Register Overview		7
	2.3	Register Descriptions		8
	2.3.1		General Purpose Registers	. . . . . . . . . . . . . 8
	2.3.2		Instruction Pointer	. . . . . . . . . . . . . 8
	2.3.3		Flags Register	. . . . . . . . . . . . . 8
	2.3.4		Segment Registers	. . . . . . . . . . . .. 10
	2.3.5		Segment Descriptor Registers	. . . . . . . . . . . .. 11
	2.3.6		Control Registers	. . . . . . . . . . . .. 11
	2.3.7		System Address Registers	. ... 12
	2.3.8		Debug and Test Registers	13
	2.3.9		Register Accessibility	. . . . . . . . . . . .. 13
	2.3.10		Compatibility	. . . . . . . . . . . .. 13
	2.4	Instruction Set		. . . . . . . . . . . .. 14
	2.4.1		Instruction Set Overview	. . . . . . . . . . . .. 14
	2.4.2		80386 Instructions	. . . . . . . . . . . .. 15
	2.5	Addressing Modes		. . . . . . . . . . . .. 17
	2.5.1		Addressing Modes Overview	. . . . . . . . . . . .. 17
	2.5.2		Register and Immediate Modes	. . . . . . . . . . . .. 17
	2.5.3		32-Bit Memory Addressing Modes	17
	2.5.4		Differences between 16- and 32- Bit Addresses	. . . . . . . . . . . .. 18
	2.6	Data Types		19
	2.7	Memory Organization		. . . . . . . . . . . .. 21
	2.7.1		Introduction	. . . . . . . . . . . .. 21
	2.7.2		Address Spaces	. . . . . . . . . . . . .. 21
	2.7.3		Segment Register Usage	. . . . . . . . . . . .. 22
	2.8	1/0 Space		. . . . . . . . . . . .. 22
	2.9	Interrupts		. . . . . . . . . . . .. 23
	2.9.1		Interrupts and Exceptions	. . . . . . . . . . . .. 23
	2.9.2		Interrupt Processing	. . . . . . . . . . . .. 23
	2.9.3		Maskable Interrupt	. . . . . . . . . . . .. 23
	2.9.4		Non-Maskable Interrupt	. . . . . . . . . . . .. 24
	2.9.5		Software Interrupts	. . . . . . . . . . . .. 24
	2.9.6		Interrupt and Exception Priorities	. . . . . . . . . . . .. 25
	2.9.7		Instruction Restart	. . .. . . . . . . . .. 26
	2.9.8		Double Faults	. . . . . . . . . . . .. 26
	2.10	Reset and Initialization		....... 26
	2.11	Testability		. . . . . . . . . . . .. 27
	2.11.1		Self-Test	27
	2.11.2		TLB Testing	. . . . . . . . . . . .. 27
	2.12	Debugging Support		27
	2.12.1		Breakpoint Instruction	. . . . . . . . . . . .. 28
	2.12.2		Single-Step Trap	. . . . . . . . . . . . .. 28
	2.12.3		Debug Registers	, . . . . . . . . . . . .. 28

2.12.3.1	Linear Address Breakpoint Registers (DRO-DR3)	28
2.12.3.2	Debug Control Register (DR7)	28
2.12.3.3	Debug Status Register (DR6)	31
2.12.3.4 Use of Resume Flag (RF) in Flag Register		31

3

Image 64

Intel 80386 manual Table of Contents

Contents

Page Inter Intel Corporation Table of Contents Chapter Architectural Compatibility Chapter Highlights Page 32-bit Architecture High-performance Implementation Highlights Virtual Memory Support Configurable ProtectionExtended Debugging Support Object Code Compatibility Summary Application Architecture Page General Registers RegistersFlags and Instruction Pointer Numeric Coprocessor Registers Memory and logical Addressing Segment and Descriptor Registers Logical Address Translation Addressing Modes Data Types and Instructions Principal Data Types Other Instructions Numeric Coprocessor Data TypesStack Instructions ~.,...I-------.-1 Byte String LII Miscellaneous Instructions Chapter System Architecture Page System Registers Multitasking Task Switching Task State Segment Addressing Address Translation Overview Segments Address Translation Overview Principal Descriptor Fields ~~~~~.II~~~ Pages Virtual Memory Linear to Physical Address Translation I I I Protection Privilege USing Privilege Levels Privileged Instructions Segment Protection Protection Interrupts and Exceptions 10. Gates as Protected Entry Points Interrupt Descriptor Table Debug Eceptions and Registers System Architecture Page Architectural Compatibility Page 80286 Compatibility Real and Virtual 86 Modes Architectural Compatibility Trapping Virtual 861\11ode System Calls Page Chapter Hardware Implementation Page Chapter Hardware Implementation Hardware Implementation Clock Data and Address Buses Bus Cycle Definition Bus Cycle Control Non-pipelined Bus Cycle Timing Bus Cycles with Pipelined Addresses Processor Status and Control Dynamic Bus SizingCoprocessor Control Mixed 16- and 32-bit Accesses Chapter Data Sheet Page 80386 Update Notice Table of Contents Descriptor Tables Introduction Interrupt Descriptor TableSegment Descriptor Cache Privilege Validation Functional Data Package Thermal Specification 3.4Initiating and Maintaining Pipelined Address Pipelined Address with Dynamic Data Bus Sizing Base Architecture Introduction Register Overview Register Descriptions General Purpose RegistersInstruction Pointer Flags Register TSS Segment Registers Descriptor Registers Loaded Automatically Segment RegistersOther Segment Physical Base Address Segment Limit Segment Descriptor Registers Control RegistersFlects the current state of the ET bit MSW TS Task Switched, bit Fault Linear Address Register CR2System Address Registers Directory Base Register CR3 Debug and Test Registers Register AccessibilityCompatibility Instruction Set Overview IoplGdtr Idtr 2 80386 Instructions 2dLogical Instructions2a Data Transfer 2b Arithmetic Instructions 2e Bit Manipulation Instructions 2f. Program Control Instructions2g High Level Language Instructions 2h Protection Model Register and Immediate Modes Addressing Modes Overview3 32-Bit Memory Addressing Modes Addressing Mode Calculations Differences Between 16 and 32 Bit Addresses Displacement Data TypesBase Register BX,BP Index Register SI,DI Scale Factor None LilliililillIl Sign ED rrrrrrrrl Introduction Memory OrganizationAddress Spaces I/O Space Segment Register Usage Interrupts Interrupts and Ecep~ionsInterrupt Processing Maskable Interrupt Non-Maskable Interrupt Software Interrupts Interrupt and Exception Priorities NMI 2.INTR Double Fault Reset and InitializationInstruction Restart TLB Testing TestabilitySelf-Test Debugging Support Single-Step Trap Breakpoint InstructionDebug Registers DR1 DR2DR3 DR4 Encoding Causing Breakpoint Usage Real Mode Architecture Real Mode Introduction Debug Status Register DR6 SET/RESET/COMPLEMENT Memory AddressingXchg ADD, OR, ADC, SBB Intierrupts Reserved LocationsShutdown and Halt Protected Mode Addressing Addressing Mechanism Segmentation Introduction TerminologyDescriptor Tables Descriptor Tables Introduction Descriptors ByteAddress Segment Base 15 Segment Limit 15 Dptm typ , data gm,nt System Descriptor Formats Selector Offset 15Word Offset 31 Differences Between 386 and 286 Descriptors Segment Base 15Selector Fields Segment Descriptor Cache Nil R~L ~~~~~~~EL~~E~ ~A~~ ~I~I! ttl ~!~~~~E L~~E~~~s~ I~I! ~ J ~~?~~~~EL~~E~B~~E ~I~I~ tJ1 Rules of Privilege Protection ConceptsPrivilege Levels Privilege Level Transfers GOT/LOT CallRET,IRET CALL, JMP 80386 Task Switching Call Ga~es Initialization and Transition to Protected Mode Infef Tools for Building Protected PagingSystems Paging Concepts Paging Organization MechanismDescriptor Base Register Directory Level Protection R/W, U/S Bits Frame Address 31 ReservedTables DIRECTORY/TABLE Entries Translation Lookaside Buffer Paging Operation Paging In Virtual Mode Access TypeVirtual 8086 Environment Executing 8086 Programs Protection and 1/0 Permission Bitmap 24. Virtual 8086 Environment Memory Management Interrupt Handling Entering and Leaving Virtual Task Switches TO/FROM Virtual 8086 Mode ·25.Virtual 8086 Environment Interrupt and Call Handling For state saving i.e. push all registers in prolog, pop Introduction Clock CLK2 Data Bus do through Address Bus BEO# through BE3#, A2 through A31 Bus Cycle Definition Signals W/R#, D/C#, MIIO#, LOCK# Bus Control Signals Introduction Bus Arbitration Signals Coprocessor Interface Signals Interrupt Signals Signal Summary Memory and 1/0 Spaces BEO# Memory and 110 Organization Dynamic Data Bus Sizing Interfacing with 32- and 16-Bit Memories Cycles 1 and 1a Operand Alignment BEO# BHE# BLE# AD Li,\~~ P1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 Address Pipelining ·9.Fastest Read Cycles with Pipelined Address Timing TWO-BANK Interleaved Memory Address signal A2 selects bank Bit datapath to each bankFOUR-BANK Interleaved Memory Read and Write Cycles Introduction NON-PIPELINED Address Xxxxx IxxxxXxxi Xxxix Ixxx 13 80386 Bus States not usIng pipelined address 3.3 NON·PIPELINED Address with Dynamic Data BUS Sizing ·14Asserting BS16# zero wait states, non·pipelinedaddress Xixxxxx Valid Xixxxx ,XXXXY~~~~ DOO¥ BSI6# XXX XXx XXX X .. IXXXXwOO~ J, XXX XXX1/ \ B516# ~~..tJ.~~~~~~~ BS16 # 44~~~...l-.lI...l Ready # 44~~.lI...l/l Bus Sizing with Pipelined Address Pipelined ~ ,T1-T~-T2PJ ,T1PT2PJ Idle non-pipelined pipelinedAcknowledge IO#, D/c# Ffi 20 Complete Bus States including pipelined address Xxxxy ~j XDONTCAR~X~ x~ ~X~~lKX~ /..XXXX Xxxxx IXXXXIXXXXI.. /..DXXXIXXX ~ XxxxiyXxixxy ~ /..XIXXY ~ -XXIXXY Interrupt Acknowledge Inta Cycles ~--cp--- ----- ----- ----- ----- ~ Halt Indication Cycle 23.Halt Indication Cycle Shutdown Indication Cycle 24. Shutdown Indication Cycle Reset During Hold Acknowledge Bus Activity During and Following ResetOther Functional Descriptions Entering and Exiting Hold Acknowledge 26. Requesting Hold from Active Bus NA # negated SELF-TEST Signature Component and Revision Identifiers Component Revision Component Revision Stepping Identifier Name Software Testing for Coprocessor Presence CMD1 Mechanical Data Introduction PIN Assignment 000 0 0 0 000 0 0 Vee Vss Package Dimensions and Mounting 1654189~1 Package Thermal Specification Measure PGA Case Temperature Infef80386 Ill Power and Grounding Electrical Data D.C. Specifications Maximum Ratings 1 A.C. Spec Definitions A.C. Specifications102 ·4 -16 A.C. Characteristics Symbol Parameter 80386-16 2 A.C. Specification TablesUnit Min Max Operating Frequency MHz Half of CLK2 Symbol Parameter Min 16 A.C. Characteristics Symbol Parameter80386-16 Min Unit Max 3 A.C. Test Loads 4 A.C. Timing Waveforms 80386 ~QW~OOg OOOIP@OOIMl~iiO@OO 106 MAX Itm PI~ Instruction SET 80386 Instruction Encoding 8o386Instructlon Set CIock Count Summary 111 ·1 Instruction Set Clock Count Summary 112 80386 Instructlon Set CIockCount S ummary Contlnued RIm ·1 80386 Instruction Set Clock Count Summary Doubleword Instruction Set Clock Count Summary 115 Instruction Set Clock Count Summarycontlnued BIT Manipulation Instruction Set Clock Count Summar +ml 7+ml 80386 Ins ruefIon SetCIoek CountSummary ConrInued Protected 119 120 80386 Instructlon Set CIockCountSummaay Contmued Interrupt Instructions O3861nstructlon Set CIockCount Summary Contlnued Bound Infef80386 80386 nstructlon Set CIockCount Summary Contlnued Ns ruetIon StCIe oekCount 5 ummary Contlnued Madear Overview ~~~\ 2 32-Bit Extensions of the Instruction Set Encoding of Instruction FieldsField Bits Encoding of Address Mode Osbx OSBX+d1611010 EOI OS EAX Scale Factor Encoding of Operation Direction NAENB/AE NE/NZ Domestic Sales Offices California United States