Manuals / Intel / Musical Instruments & Equipment / DJ Equipment

Intel 80386 manual 106

Models: 80386

1 194

Download 194 pages 57.68 Kb

Page 167

80386

Tx

Tx

Tx

~2

CLK2 [

READY# [

HOLD [

DO-D31 [ (INPUT)

BU5Y#.

ERROR# [

PEREQ

NA# [

B516# [

INTR.NMI [

231630-40

Figure 7·4. Input Setup and Hold Timing

Tx

CLK2

8EO#-8E3#. LOCK#

W!R#.M!IO#.

O!C#.AOS#

A2-A31

00-031 (OUTPUT)

[

[

[

[

[

HLOA [

231630-41

Figure 7·5. Output Valid Delay Timing

106

Image 167

Intel 80386 manual 106

Contents

Page Inter Intel Corporation Table of Contents Chapter Architectural Compatibility Chapter Highlights Page High-performance Implementation 32-bit ArchitectureHighlights Extended Debugging Support Configurable ProtectionVirtual Memory Support Summary Object Code CompatibilityApplication Architecture Page Flags and Instruction Pointer RegistersGeneral Registers Numeric Coprocessor Registers Memory and logical Addressing Logical Address Translation Segment and Descriptor RegistersAddressing Modes Principal Data Types Data Types and InstructionsStack Instructions Numeric Coprocessor Data TypesOther Instructions ~.,...I-------.-1 Byte String LII Miscellaneous Instructions Chapter System Architecture Page Multitasking System RegistersTask State Segment Task SwitchingAddress Translation Overview AddressingAddress Translation Overview SegmentsPrincipal Descriptor Fields ~~~~~.II~~~ Pages Linear to Physical Address Translation Virtual MemoryI I I Privilege ProtectionUSing Privilege Levels Segment Protection Privileged InstructionsProtection 10. Gates as Protected Entry Points Interrupts and ExceptionsInterrupt Descriptor Table Debug Eceptions and Registers System Architecture Page Architectural Compatibility Page Real and Virtual 86 Modes 80286 CompatibilityArchitectural Compatibility Trapping Virtual 861\11ode System Calls Page Chapter Hardware Implementation Page Chapter Hardware Implementation Hardware Implementation Data and Address Buses ClockBus Cycle Control Bus Cycle DefinitionNon-pipelined Bus Cycle Timing Bus Cycles with Pipelined Addresses Coprocessor Control Dynamic Bus SizingProcessor Status and Control Mixed 16- and 32-bit Accesses Chapter Data Sheet Page 80386 Update Notice Table of Contents Privilege Validation Descriptor Tables IntroductionInterrupt Descriptor Table Segment Descriptor CacheFunctional Data Pipelined Address with Dynamic Data Bus Sizing Package Thermal Specification3.4 Initiating and Maintaining Pipelined AddressRegister Overview Base Architecture IntroductionFlags Register Register DescriptionsGeneral Purpose Registers Instruction PointerTSS Other Segment Physical Base Address Segment Limit Segment RegistersSegment Registers Descriptor Registers Loaded Automatically MSW Segment Descriptor RegistersControl Registers Flects the current state of the ET bitDirectory Base Register CR3 TS Task Switched, bitFault Linear Address Register CR2 System Address RegistersCompatibility Register AccessibilityDebug and Test Registers Idtr Instruction Set OverviewIopl Gdtr2b Arithmetic Instructions 2 80386 Instructions2dLogical Instructions 2a Data Transfer2h Protection Model 2e Bit Manipulation Instructions2f. Program Control Instructions 2g High Level Language Instructions3 32-Bit Memory Addressing Modes Addressing Modes OverviewRegister and Immediate Modes Differences Between 16 and 32 Bit Addresses Addressing Mode CalculationsNone DisplacementData Types Base Register BX,BP Index Register SI,DI Scale FactorSign ED rrrrrrrrl LilliililillIlAddress Spaces Memory OrganizationIntroduction Segment Register Usage I/O SpaceMaskable Interrupt InterruptsInterrupts and Ecep~ions Interrupt ProcessingSoftware Interrupts Non-Maskable InterruptNMI 2.INTR Interrupt and Exception PrioritiesInstruction Restart Reset and InitializationDouble Fault Debugging Support TLB TestingTestability Self-TestDebug Registers Breakpoint InstructionSingle-Step Trap DR4 DR1DR2 DR3Usage Encoding Causing BreakpointDebug Status Register DR6 Real Mode Architecture Real Mode IntroductionADD, OR, ADC, SBB SET/RESET/COMPLEMENTMemory Addressing XchgShutdown and Halt Reserved LocationsIntierrupts Addressing Mechanism Protected Mode AddressingDescriptor Tables Introduction Segmentation IntroductionTerminology Descriptor TablesSegment Base 15 Segment Limit 15 DescriptorsByte AddressDptm typ , data gm,nt System Descriptor Formats Offset 31 SelectorOffset 15 WordSegment Descriptor Cache Differences Between 386 and 286 DescriptorsSegment Base 15 Selector FieldsNil R~L ~~~~~~~EL~~E~ ~A~~ ~I~I! ttl ~!~~~~E L~~E~~~s~ I~I! ~ J ~~?~~~~EL~~E~B~~E ~I~I~ tJ1 Privilege Levels Protection ConceptsRules of Privilege Privilege Level Transfers CALL, JMP GOT/LOTCall RET,IRET80386 Call Ga~es Task SwitchingInfef Initialization and Transition to Protected ModePaging Concepts Tools for Building ProtectedPaging SystemsDirectory Paging OrganizationMechanism Descriptor Base RegisterDIRECTORY/TABLE Entries Level Protection R/W, U/S BitsFrame Address 31 Reserved TablesPaging Operation Translation Lookaside BufferExecuting 8086 Programs Paging In Virtual ModeAccess Type Virtual 8086 Environment24. Virtual 8086 Environment Memory Management Protection and 1/0 Permission BitmapEntering and Leaving Virtual Interrupt HandlingTask Switches TO/FROM Virtual 8086 Mode For state saving i.e. push all registers in prolog, pop ·25.Virtual 8086 Environment Interrupt and Call HandlingClock CLK2 IntroductionAddress Bus BEO# through BE3#, A2 through A31 Data Bus do throughBus Cycle Definition Signals W/R#, D/C#, MIIO#, LOCK# Introduction Bus Control SignalsCoprocessor Interface Signals Bus Arbitration SignalsInterrupt Signals Signal Summary BEO# Memory and 1/0 SpacesDynamic Data Bus Sizing Memory and 110 OrganizationCycles 1 and 1a Interfacing with 32- and 16-Bit MemoriesBEO# BHE# BLE# AD Operand AlignmentLi,\~~ P1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 1.p2 .p1 ·9.Fastest Read Cycles with Pipelined Address Timing Address PipeliningFOUR-BANK Interleaved Memory Address signal A2 selects bank Bit datapath to each bankTWO-BANK Interleaved Memory Introduction Read and Write CyclesIxxx NON-PIPELINED AddressXxxxx Ixxxx Xxxi Xxxix13 80386 Bus States not usIng pipelined address ·14Asserting BS16# zero wait states, non·pipelinedaddress 3.3 NON·PIPELINED Address with Dynamic Data BUS SizingBSI6# XXX XXx XXX X .. IXXXXwOO~ J, XXX XXX1/ \ Xixxxxx ValidXixxxx ,XXXXY ~~~~ DOO¥B516# ~~..tJ.~~~~~~~ Bus Sizing with Pipelined Address BS16 # 44~~~...l-.lI...l Ready # 44~~.lI...l/lAcknowledge ~ ,T1-T~-T2PJ ,T1PT2PJ Idle non-pipelined pipelinedPipelined IO#, D/c# 20 Complete Bus States including pipelined address Ffi~ -XXIXXY Xxxxy ~j XDONTCAR~X~ x~ ~X~~lKX~ /..XXXXXxxxx IXXXXIXXXXI.. /..DXXXIXXX ~ Xxxxiy Xxixxy ~ /..XIXXY~--cp--- ----- ----- ----- ----- ~ Interrupt Acknowledge Inta Cycles23.Halt Indication Cycle Halt Indication Cycle24. Shutdown Indication Cycle Shutdown Indication CycleEntering and Exiting Hold Acknowledge Reset During Hold AcknowledgeBus Activity During and Following Reset Other Functional Descriptions26. Requesting Hold from Active Bus NA # negated Component and Revision Identifiers SELF-TEST SignatureComponent Revision Stepping Identifier Name Component RevisionCMD1 Software Testing for Coprocessor PresencePIN Assignment Mechanical Data Introduction000 0 0 0 000 0 0 Vee Vss 1654189~1 Package Dimensions and MountingMeasure PGA Case Temperature Package Thermal SpecificationIll Infef80386Electrical Data Power and GroundingMaximum Ratings D.C. Specifications102 A.C. Specifications1 A.C. Spec Definitions Unit Min Max Operating Frequency MHz Half of CLK2 2 A.C. Specification Tables·4 -16 A.C. Characteristics Symbol Parameter 80386-16 80386-16 Min Unit Max 16 A.C. Characteristics Symbol ParameterSymbol Parameter Min 80386 ~QW~OOg OOOIP@OOIMl~iiO@OO 3 A.C. Test Loads 4 A.C. Timing Waveforms106 MAX Itm PI~ 80386 Instruction Encoding Instruction SET111 8o386Instructlon Set CIock Count Summary112 ·1 Instruction Set Clock Count SummaryRIm 80386 Instructlon Set CIockCount S ummary ContlnuedDoubleword ·1 80386 Instruction Set Clock Count Summary115 Instruction Set Clock Count SummaryBIT Manipulation Instruction Set Clock Count Summarycontlnued+ml 7+ml Instruction Set Clock Count SummarProtected 80386 Ins ruefIon SetCIoek CountSummary ConrInued119 120 Interrupt Instructions 80386 Instructlon Set CIockCountSummaay ContmuedBound O3861nstructlon Set CIockCount Summary Contlnued80386 nstructlon Set CIockCount Summary Contlnued Infef80386Madear Ns ruetIon StCIe oekCount 5 ummary Contlnued~~~\ OverviewBits 2 32-Bit Extensions of the Instruction SetEncoding of Instruction Fields FieldEncoding of Address Mode EOI OsbxOSBX+d16 11010OS EAX Scale Factor NE/NZ Encoding of Operation DirectionNAE NB/AECalifornia Domestic Sales OfficesUnited States