MC68HC908MR32 MC68HC908MR16
Page
Data Sheet
MC68HC908MR32 MC68HC908MR16 Data Sheet, Rev
MC68HC908MR32 MC68HC908MR16
Revision History
Revision History
Date Revision Description Level Numbers
List of Chapters
List of Chapters MC68HC908MR32 MC68HC908MR16 Data Sheet, Rev
Table of Contents
Table of Contents
Chapter Analog-to-Digital Converter ADC
Chapter Clock Generator Module CGM
Chapter Configuration Register Config
Chapter Computer Operating Properly COP
Chapter Central Processor Unit CPU
Chapter External Interrupt IRQ
Chapter Low-Voltage Inhibit LVI
Chapter Power-On Reset POR
Chapter Input/Output I/O Ports Ports
Chapter Pulse-Width Modulator for Motor Control Pwmmc
Chapter Serial Communications Interface Module SCI
Chapter System Integration Module SIM
Chapter Serial Peripheral Interface Module SPI
Chapter Timer Interface a Tima
Chapter Timer Interface B Timb
Chapter Development Support
Chapter Electrical Specifications
Chapter Ordering Information and Mechanical Specifications
Features
Chapter General Description
Introduction
MCU Block Diagram
General Description
Diagram
MCU Block
Pin Assignments
Pin QFP Pin Assignments
Pin Sdip Pin Assignments
Pin Assignments
Power Supply Pins VDD and VSS
Oscillator Pins OSC1 and OSC2
External Reset Pin RST
CGM Power Supply Pins Vdda and Vssad
Analog Power Supply Pins Vddad and Vssad
Port a Input/Output I/O Pins PTA7-PTA0
Port B I/O Pins PTB7/ATD7-PTB0/ATD0
Port C I/O Pins PTC6-PTC2 and PTC1/ATD9-PTC0/ATD8
Port F I/O Pins PTF5/TxD-PTF4/RxD and PTF3/MISO-PTF0/SPSCK
PWM Ground Pin Pwmgnd
Chapter Memory
Unimplemented Memory Locations
Reserved Memory Locations
I/O Section
Memory Map
Memory
MC68HC908MR32 Memory Map
Memory Map
Control, Status, and Data Registers Summary Sheet 1
Memory Addr
Control, Status, and Data Registers Summary Sheet 2
Memory Map Addr Register Name Bit
Control, Status, and Data Registers Summary Sheet 3
Memory Addr Register Name
Control, Status, and Data Registers Summary Sheet 4
Control, Status, and Data Registers Summary Sheet 5
Memory Addr Register Name Bit
Control, Status, and Data Registers Summary Sheet 6
Addr Register Name
Control, Status, and Data Registers Summary Sheet 7
Control, Status, and Data Registers Summary Sheet 8
Vector Addresses
Address Vector Low
Random-Access Memory RAM
Monitor ROM
Monitor ROM
Address Vector
Flash Memory Flash
Flash Control Register
Hven High-Voltage Enable Bit
Flash Page Erase Operation
Mass Mass Erase Control Bit
Erase Erase Control Bit
Flash Mass Erase Operation
Flash Program Operation
Only bytes which are currently $FF may be programmed
Flash Programming Flowchart
Flash Block Protection
Flash Block Protect Register
Wait Mode
Stop Mode
Examples of Protect Start Address
Chapter Analog-to-Digital Converter ADC
Functional Description
Block Diagram Highlighting ADC Block and Pins
Analog-to-Digital Converter ADC
ADC Port I/O Pins
Voltage Conversion
Functional Description
Conversion Time
Continuous Conversion
Result Justification
Bit Truncation Mode Error
Monotonicity
Wait Mode
I/O Signals
Interrupts
I/O Registers
ADC Voltage In Advin
ADC External Connections
6.2 ANx
Aien ADC Interrupt Enable Bit
ADC Status and Control Register
Mux Channel Select
Input Select
ADC Data Register High
ADC Data Register Low
ADC Clock Register
ADC Clock Divide Ratio
ADC Clock Rate
Analog-to-Digital Converter ADC
Chapter Clock Generator Module CGM
Cgmvclk
CGM Block Diagram
Clock Generator Module CGM
Phase-Locked Loop Circuit PLL
Crystal Oscillator Circuit
PLL Circuits
Acquisition and Tracking Modes
Manual and Automatic PLL Bandwidth Modes
Programming the PLL
Variable Definitions
Variable Definition
Base Clock Selector Circuit
Special Programming Exceptions
CGM External Connections
CGM External Connections
PLL Analog Power Pin Vdda
Oscillator Enable Signal Simoscen
Crystal Amplifier Input Pin OSC1
Crystal Amplifier Output Pin OSC2
Crystal Output Frequency Signal Cgmxclk
CGM Registers
CGM Base Clock Output Cgmout
CGM CPU Interrupt Cgmint
PLL Control Register
Pllf PLL Interrupt Flag
Pllon PLL On Bit
BCS Base Clock Select Bit
Lock Lock Indicator Bit
ACQ Acquisition Mode Bit
PLL Bandwidth Control Register
PCTL30 Unimplemented Bits
PLL Programming Register
XLD Crystal Loss Detect Bit
PBWC30 Reserved for Test
VCO Frequency Multiplier N Selection
VRS74 VCO Range Select Bits
Interrupts
Acquisition/Lock Time Specifications
Acquisition/Lock Time Definitions
Parametric Influences on Reaction Time
Acquisition/Lock Time Specifications
Choosing a Filter Capacitor
Reaction Time Calculation
Frequency
Chapter Configuration Register Config
Configuration Register
COP Block Diagram
Chapter Computer Operating Properly COP
Power-On Reset
Internal Reset
Reset Vector Fetch
Copctl Write
Monitor Mode
Stop Mode
Copd COP Disable
COP Control Register
Freescale Semiconductor
Chapter Central Processor Unit CPU
CPU Registers
Accumulator
Index Register
Central Processor Unit CPU
Stack Pointer
Program Counter
CPU Registers
Condition Code Register
Half-Carry Flag
Interrupt Mask
Negative Flag
Low-Power Modes
Arithmetic/Logic Unit ALU
CPU During Break Interrupts
Zero Flag
Instruction Set Summary
Instruction Set Summary Sheet 1
Instruction Set Summary Sheet 2
Instruction Set Summary
Source Operation Description On CCR Form
Instruction Set Summary Sheet 3
Dbnz opr,rel
Instruction Set Summary Sheet 4
JMP ,X
Instruction Set Summary Sheet 5
Operation Description On CCR Form
Opcode Map
Instruction Set Summary Sheet 6
Opcode Map
Opcode Map
9ED 9EE
IRQ Module Block Diagram
Chapter External Interrupt IRQ
IRQ Pin
External Interrupt IRQ
IRQ Interrupt Flowchart
IRQ Pin
IRQ Status and Control Register
IRQ Status and Control Register Iscr
Irqf IRQ Flag
IRQ Status and Control Register
Freescale Semiconductor
LVI Module Block Diagram
Chapter Low-Voltage Inhibit LVI
Forced Reset Operation
False Reset Protection
Polled LVI Operation
LVI Trip Selection
LVI Status and Control Register
LVI Interrupts
Lviout Bit Indication
LVI Status and Control Register
100 Freescale Semiconductor
Chapter Input/Output I/O Ports Ports
I/O Port Register Summary
Input/Output I/O Ports Ports Addr Register Name
Port a
Port a Data Register
Data Direction Register a
Port a
Port B
Port B Data Register
Port a Pin Functions
Input/Output I/O Ports Ports
Data Direction Register B
Port B Pin Functions
Port B
Port C
Port C Data Register
Data Direction Register C
Port D
Port C Pin Functions
Port D
PTC60
PTD Bit Pin Mode Accesses to PTD Read
Port E
Port E Data Register
Port D Pin Functions
Ddre Bit PTE Bit Pin Mode Accesses to Ddre Accesses to PTE
Data Direction Register E
Port E Pin Functions
Port E
Port F
Port F Data Register
Data Direction Register F
Port F Pin Functions
Port F
112 Freescale Semiconductor
Chapter Power-On Reset POR
114 Freescale Semiconductor
Chapter Pulse-Width Modulator for Motor Control Pwmmc
Block Diagram Highlighting Pwmmc Block and Pins
Pulse-Width Modulator for Motor Control Pwmmc
PWM Module Block Diagram
Features
Register Summary Sheet 2
Features Addr Register Name Bit
Register Summary Sheet 3
Resolution
Timebase
Edge-Aligned PWM Positive Polarity
Timebase
PWM Generators
Prescaler
Load Operation
PWM Prescaler
Reload Frequency Change
PWM Interrupt Requests
Center-Aligned PWM Value Loading
PWM Data Overflow and Underflow Conditions
PWM Data Overflow and Underflow Conditions
PWMVALxHPWMVALxL Condition PWM Value Used
12. Complementary Pairing
Output Control
Dead-Time Insertion
Output Control
14. Dead-Time Generators
15. Effects of Dead-Time Insertion
17. Dead-Time and Small Pulse Widths
Current Sense Pins
Current Voltage On Current
Correction Methods
Current Correction Bits Correction Method ISENS1 and ISENS0
Output Polarity
20. Top/Bottom Correction for PWMs 1
21. PWM Polarity
OUTx Bit Complementary Mode Independent Mode
PWM Output Port Control
OUTx Bits
23. Dead-Time Insertion During Outctl =
Fault Protection
Fault Condition Input Pins
Fault Protection
26. PWM Disabling Scheme
Fault Pin Filter
Automatic Mode
28. PWM Disabling in Automatic Mode
Manual Mode
Software Output Disable
Output Port Control
32. Pwmen and PWM Pins
Initialization and the Pwmen Bit
PWM Operation in Wait Mode
PWM Operation in Wait Mode
Control Logic Block
PWM Counter Registers
PWM Counter Modulo Registers
35. PWM Counter Modulo Register High Pmodh
PWMx Value Registers
Control Logic Block
Disy Software Disable Bit for Bank Y Bit
Pwmint PWM Interrupt Enable Bit
PWM Control Register
Pwmf PWM Reload Flag
Pwmen PWM Module Enable Bit
LDOK- Load OK Bit
IPOL1 Top/Bottom Correction Bit for PWM Pair 1 PWMs 1
IPOL2 Top/Bottom Correction Bit for PWM Pair 2 PWMs 3
IPOL3 Top/Bottom Correction Bit for PWM Pair 3 PWMs 5
PRSC1 and PRSC0 PWM Prescaler Bits
PWM Disable Mapping Write-Once Register
Fault Control Register
Dead-Time Write-Once Register
FINT3 Fault 3 Interrupt Enable Bit
FINT2 Fault 2 Interrupt Enable Bit
FINT1 Fault 1 Interrupt Enable Bit
Fault Status Register
Fault Acknowledge Register
PWM Output Control Register
DT2 Dead-Time 2 Bit
DT1 Dead-Time 1 Bit
10. OUTx Bits
PWM Glossary
PWM Glossary
48. PWM Load Cycle/Frequency Definition
Chapter Serial Communications Interface Module SCI
Block Diagram Highlighting SCI Block and Pins
Serial Communications Interface Module SCI
SCI Module Block Diagram
Data Format
Serial Communications Interface Module SCI Addr
Transmitter
SCI Transmitter
Character Length
Character Transmission
Break Characters
Receiver
Idle Characters
Inversion of Transmitted Output
Transmitter Interrupts
SCI Receiver Block Diagram
Character Reception
Data Sampling
Data Bit Recovery
Stop Bit Recovery
Start Bit Verification
Framing Errors
Error Interrupts
Receiver Wakeup
Receiver Interrupts
13.6 I/O Signals
SCI During Break Module Interrupts
13.6.1 PTF5/TxD Transmit Data
13.7 I/O Registers
13.6.2 PTF4/RxD Receive Data
SCI Control Register
Ensci Enable SCI Bit
Mode Character Length Bit
PEN Parity Enable Bit
Txinv Transmit Inversion Bit
Tcie Transmission Complete Interrupt Enable Bit
Character Format Selection
Control Bits Character Format
Start Data Parity Stop
Scrie SCI Receive Interrupt Enable Bit
Ilie Idle Line Interrupt Enable Bit
TE Transmitter Enable Bit
RE Receiver Enable Bit
Orie Receiver Overrun Interrupt Enable Bit
Neie Receiver Noise Error Interrupt Enable Bit
Feie Receiver Framing Error Interrupt Enable Bit
Peie Receiver Parity Error Interrupt Enable Bit
SCI Status Register
TC Transmission Complete Bit
Scrf SCI Receiver Full Bit
Idle Receiver Idle Bit
Or Receiver Overrun Bit
FE Receiver Framing Error Bit
PE Receiver Parity Error Bit
NF Receiver Noise Flag Bit
SCI Data Register
SCI Baud Rate Register
RPF -Reception-in-Progress Flag
SCI Baud Rate Prescaling
SCI Baud Rate Selection
Baud Rate Divisor BD
SCI Baud Rate Selection Examples
Baud Rate Divisor PD Divisor BD
180 Freescale Semiconductor
Signal Name Conventions
Signal Name Description
Chapter System Integration Module SIM
Clock Startup from POR or LVI Reset
SIM Bus Clock Control and Generation
Bus Timing
System Integration Module SIM
Reset and System Initialization
Clocks in Wait Mode
External Pin Reset
Reset and System Initialization
Active Resets from Internal Sources
Reset Type Number of Cycles Required to Set PIN
PIN Bit Set Timing
Power-On Reset POR
Computer Operating Properly COP Reset
SIM Counter During Power-On Reset
SIM Counter and Reset States
SIM Counter
Exception Control
Interrupts
Exception Control
Interrupt Processing
Interrupt Recovery
Hardware Interrupts
Low-Power Mode
Reset
Software Interrupt SWI Instruction
SIM Registers
SIM Break Status Register
SIM Registers
SIM Reset Status Register
PIN External Reset Bit
Ilop Illegal Opcode Reset Bit
Ilad Illegal Address Reset Bit opcode fetches only
SIM Break Flag Control Register
194 Freescale Semiconductor
Chapter Serial Peripheral Interface Module SPI
Pin Name Conventions
Pin Name Conventions
Block Diagram Highlighting SPI Block and Pins
Serial Peripheral Interface Module SPI
SPI Module Block Diagram
Master Mode
Serial Peripheral Interface Module SPI Addr
Slave Mode
Clock Phase and Polarity Controls
Transmission Formats
Transmission Formats
Transmission Format When Cpha =
Transmission Format Cpha =
Transmission Initiation Latency
Transmission Start Delay Master
Error Conditions
Overflow Error
Error Conditions
Mode Fault Error
10. Clearing Sprf When Ovrf Interrupt Is Not Enabled
Freescale Semiconductor 205
SPI Interrupts
Flag Request
Resetting the SPI
Resetting the SPI
Queuing Transmission Data
15.11 I/O Signals
12. SPRF/SPTE CPU Interrupt Timing
Signals
Miso Master In/Slave Out
Mosi Master Out/Slave
Spsck Serial Clock
SPI Configuration
SPI Configuration State of SS Logic
15.12 I/O Registers
VSS Clock Ground
Cpha Clock Phase Bit
Spwom SPI Wired-OR Mode Bit
Spmstr SPI Master Bit
Cpol Clock Polarity Bit
SPE SPI Enable Bit
SPTIE- SPI Transmit Interrupt Enable Bit
Errie Error Interrupt Enable Bit
SPI Status and Control Register
Modf Mode Fault Bit
Modfen Mode Fault Enable Bit
Ovrf Overflow Bit
Spte SPI Transmitter Empty Bit
SPI Data Register
SPI Master Baud Rate Selection
Chapter Timer Interface a Tima
2is a block diagram of the Tima
Block Diagram Highlighting Tima Block and Pins
Timer Interface a Tima
Tima Block Diagram
Timer Interface a Tima Addr Register Name Bit
TIM I/O Register Summary
Tima Counter Prescaler
Input Capture
Output Compare
Unbuffered Output Compare
Pulse-Width Modulation PWM
Buffered Output Compare
Unbuffered PWM Signal Generation
PWM Period and Pulse Width
Buffered PWM Signal Generation
PWM Initialization
224 Freescale Semiconductor
16.6 I/O Signals
Tima Channel I/O Pins PTE4/TCH0A-PTE7/TCH3A
16.7 I/O Registers
Tima Clock Pin PTE3/TCLKA
Toie Tima Overflow Interrupt Enable Bit
Trst Tima Reset Bit
Tstop Tima Stop Bit
Tima Counter Registers
PS20 Prescaler Select Bits
Prescaler Selection
PS20 Tima Clock Source
Tima Counter Modulo Registers
Tima Channel Status and Control Registers
CHxIE Channel x Interrupt Enable Bit
MSxB Mode Select Bit B
MSxA Mode Select Bit a
ELSxB and ELSxA Edge/Level Select Bits
MSxBMSxA ELSxBELSxA Mode Configuration
Mode, Edge, and Level Selection
TOVx Toggle-On-Overflow Bit
CHxMAX Channel x Maximum Duty Cycle Bit
Tima Channel Registers
10. Tima Channel Registers
10. Tima Channel Registers TACH0H/L-TACH3H/L
234 Freescale Semiconductor
Chapter Timer Interface B Timb
Timb module is not available in the 56-pin Sdip
Block Diagram Highlighting Timb Block and Pins
Timer Interface B Timb
Timb Block Diagram
Timer Interface B Timb Addr Register Name Bit
Timb Counter Prescaler
Freescale Semiconductor 239
240 Freescale Semiconductor
Freescale Semiconductor 241
242 Freescale Semiconductor
17.6 I/O Signals
Timb Channel I/O Pins PTE1/TCH0B-PTE2/TCH1B
Timb Clock Pin PTE0/TCLKB
Toie Timb Overflow Interrupt Enable Bit
17.7 I/O Registers
Timb Status and Control Register
Trst Timb Reset Bit
Tstop Timb Stop Bit
PS20 Timb Clock Source
Timb Counter Registers
Timb Counter Modulo Registers
Timb Channel Status and Control Registers
248 Freescale Semiconductor
PWM
Timb Channel Registers
10. Timb Channel Registers TBCH0H/L-TBCH1H/L
Chapter Development Support
Break Module BRK
Functional Description
Flag Protection During Break Interrupts
Break Module Block Diagram
Development Support
Low-Power Modes
Break Module Registers
Break Status and Control Register
Brka Break Active Bit
Break Address Registers
Monitor ROM MON
Break Status Register
Break Flag Control Register
Monitor ROM MON
Entering Monitor Mode
Mode Differences
Normal Monitor Mode
Monitor Mode Circuit
Monitor Mode Signal Requirements and Options
$FFFF
Forced Monitor Mode
Data Format
Break Signal
Commands
Echoing
Read Read Memory Command
Write Write Memory Command
Iread Indexed Read Command
Command Sequence
Iwrite Indexed Write Command
Readsp Read Stack Pointer Command
RUN Run User Program Command
Security
Baud Rate
Monitor Baud Rate Selection
13. Monitor Mode Entry Timing
Chapter Electrical Specifications
Characteristic1 Symbol Value Unit
Absolute Maximum Ratings
Thermal Characteristics
Electrical Specifications
Characteristic Symbol Value Unit
Functional Operating Range
DC Electrical Characteristics
DC Electrical Characteristics
Characteristic1 Symbol Min Typ2 Max Unit
Flash Memory Characteristics
Characteristic Symbol Min Typ Max Unit
Characteristic Symbol Min Max Unit
Control Timing
Serial Peripheral Interface Characteristics
Serial Peripheral Interface Characteristics
Diagram Characteristic2 Symbol Min Max Unit Number1
SPI Master Timing
SPI Slave Timing
TImer Interface Module Characteristics
Clock Generation Module Component Specifications
Characteristic Symbol Min Typ Max
CGM Operating Conditions
CGM Acquisition/Lock Time Specifications
CGM Acquisition/Lock Time Specifications
Description Symbol Min Typ Max
Analog-to-Digital Converter ADC Characteristics
3FF
Chapter Ordering Information and Mechanical Specifications
Order Numbers
Order Numbers
MC Order Number Operating
Ordering Information and Mechanical Specifications
20.3 64-Pin Plastic Quad Flat Pack QFP
20.4 56-Pin Shrink Dual In-Line Package Sdip
Pin Shrink Dual In-Line Package Sdip
278 Freescale Semiconductor
Appendix a MC68HC908MR16
Figure A-1. MC68HC908MR16 Memory Map
MC68HC908MR16
Page
How to Reach Us