2-88 Computer Group Literature Center Web Site
Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
2
PPC Slave Address (0,1 and 2) Registers
The PPC Slave Address Registers (XSADD0, XSADD1, and XSADD2)
contains address information associated with the mapping of PPC memory
space to PCI memory I/O space. The fields within the XSADDx registers
are defined as follows:
START Start Address. This field determines the start addre ss of
a particular memory area on the PPC bus which will be
used to access PCI bus resources. The value of this field
will be compared with the upper 16 bits of the incoming
PPC address.
END End Address. This field determines the end address of a
particular memory area on the PPC bus which will be used
to access PCI bus resources. The value of this field will be
compared with the upper 16 bits of the incoming PPC
address.
Address XSADD0 - $FEFF0040
XSADD1 - $FEFF0048
XSADD2 - $FEFF0050
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Name XSADDx
START END
Operation R/W R/W
Reset $0000 $0000