INDEX

1

128MB RAM Upgrade · 1-7 155Mb/s IN 2-11

155MHz Clock Out 2-10

10 GHz Jitter · 1-1

10Gb/s DATA IN · 1-12, 16, 2-7 10Gb/s Jitter · 1-2, 11, 13, 15, 17, 19 10Gb/s Jitter Testing · 1-11

10GHz CLOCK IN · 1-11, 12, 16, 2-2 10GHz CLOCK OUT 1-11, 12, 16 10GHz JITTER CLOCK OUT · 1-12, 2-9

2

2.5GHz Jitter A Clock Out

2-7

2.5GHz Jitter B Clock Out

2-7

2.5Jitter Clock In connector · 1-19, 2-9 2.5Gbs Jitter · 1-2

2.5GHz Jitter · 1-1

2.5GHz JITTER A CLOCK OUT · 1-12, 14 2.5GHz JITTER CLOCK IN · 1-12

2/5/10MHz, 2Mb/s IN 2-11

4

4.25” coaxial cable · 1-6

6

622MHz Clock Out 2-5 6.25” coaxial cable · 1-6

8

8.25” coaxial cable · 1-6

A

Abbreviating commands 3-11

ADCs · 1-3

Air diverter · 1-6

Amplitude · 1-3, 23, 33

Analog noise · 1-1

Analog phase detector · 1-3

Analysis · 1-1, 26

OTS9200 and OTS92S1 User Manual

ANSI/IEEE Standard 488.2 3-6

APS · 1-27

Arranging Windows 2-46

Attaching to the Device to be tested · 1-20

B

B1 2-18,48,50,51,53

Back plane · 4, 8

Band limiting ·1- 1

BITS · 1-4

Blanking panel · 1-6,7

By Device · 1-20

C

Chaining Commands 3-12

Clean up process 2-42

Client lockout 2-16

Clock ·1- 4, 19, 20, 23

Clock Recovery 2-1,7,8,10

Coax cable · 1-11, 12, 14, 16 Command Description 3-1,14 Command Format 3-8 Compliance · 1-27, 2-31 Compliance Title Bar · 1-27 Configuring exported data 2-54 Connecting to an OTS system 2-45 Controlling Responses 3-11

Cumulative Tab · 1-24, 2-28,29,43,45,46,48,51 Current · 1-24, 25, 26

D

DACs · 1-3

DATA OUT ·1- 14

DC blocks · 1-11

DC signal block · 1-11, 15

Demodulation Output 2-3

Digital Phase Analysis · 1-1

Digitally time-stamp signal edges · 1-3

Display configuration 2-36

Display Notation 2-35

Distortion ·1-11

DPA · 1-1, 2, 3, 2-2,5

DSPs · 1-3

DWDM · 1-4

Index-1

Page 250
Image 250
Tektronix 071-0855-05 user manual Index