Core Logic Module - Register Summary

32579B

Table 6-14. F0: PCI Header/Bridge Configuration Registers for

GPIO and LPC Support Summary (Continued)

 

Width

 

 

Reset

Reference

F0 Index

(Bits)

Type

Name

Value

(Table 6-29)

 

 

 

 

 

 

6Ch-6Fh

32

R/W

ROM Mask Register

0000FFF0h

Page 200

 

 

 

 

 

 

70h-71h

16

R/W

IOCS1# Base Address Register

0000h

Page 200

 

 

 

 

 

 

72h

8

R/W

IOCS1# Control Register

00h

Page 200

 

 

 

 

 

 

73h

8

---

Reserved

00h

Page 201

 

 

 

 

 

 

74h-75h

16

R/W

IOCS0 Base Address Register

0000h

Page 201

 

 

 

 

 

 

76h

8

R/W

IOCS0 Control Register

00h

Page 201

 

 

 

 

 

 

77h

---

---

Reserved

00h

Page 201

 

 

 

 

 

 

78h-7Bh

32

R/W

DOCCS Base Address Register

00000000h

Page 201

 

 

 

 

 

 

7Ch-7Fh

32

R/W

DOCCS Control Register

00000000h

Page 201

 

 

 

 

 

 

80h

8

R/W

Power Management Enable Register 1

00h

Page 202

 

 

 

 

 

 

81h

8

R/W

Power Management Enable Register 2

00h

Page 203

 

 

 

 

 

 

82h

8

R/W

Power Management Enable Register 3

00h

Page 205

 

 

 

 

 

 

83h

8

R/W

Power Management Enable Register 4

00h

Page 206

 

 

 

 

 

 

84h

8

RO

Second Level PME/SMI Status Mirror Register 1

00h

Page 207

 

 

 

 

 

 

85h

8

RO

Second Level PME/SMI Status Mirror Register 2

00h

Page 208

 

 

 

 

 

 

86h

8

RO

Second Level PME/SMI Status Mirror Register 3

00h

Page 209

 

 

 

 

 

 

87h

8

RO

Second Level PME/SMI Status Mirror Register 4

00h

Page 210

 

 

 

 

 

 

88h

8

R/W

General Purpose Timer 1 Count Register

00h

Page 210

 

 

 

 

 

 

89h

8

R/W

General Purpose Timer 1 Control Register

00h

Page 211

 

 

 

 

 

 

8Ah

8

R/W

General Purpose Timer 2 Count Register

00h

Page 212

 

 

 

 

 

 

8Bh

8

R/W

General Purpose Timer 2 Control Register

00h

Page 212

 

 

 

 

 

 

8Ch

8

R/W

IRQ Speedup Timer Count Register

00h

Page 212

 

 

 

 

 

 

8Dh

8

R/W

Video Speedup Timer Count Register

00h

Page 212

 

 

 

 

 

 

8Eh

8

R/W

VGA Timer Count Register

00h

Page 213

 

 

 

 

 

 

8Fh-92h

---

---

Reserved

00h

Page 213

 

 

 

 

 

 

93h

8

R/W

Miscellaneous Device Control Register

00h

Page 213

 

 

 

 

 

 

94h-95h

16

R/W

Suspend Modulation Register

0000h

Page 213

 

 

 

 

 

 

96h

8

R/W

Suspend Configuration Register

00h

Page 214

 

 

 

 

 

 

97h

---

---

Reserved

00h

Page 214

 

 

 

 

 

 

98h-99h

16

R/W

Hard Disk Idle Timer Count Register — Primary Channel

0000h

Page 214

 

 

 

 

 

 

9Ah-9Bh

16

R/W

Floppy Disk Idle Timer Count Register

0000h

Page 214

 

 

 

 

 

 

9Ch-9Dh

16

R/W

Parallel / Serial Idle Timer Count Register

0000h

Page 214

 

 

 

 

 

 

9Eh-9Fh

16

R/W

Keyboard / Mouse Idle Timer Count Register

0000h

Page 215

 

 

 

 

 

 

A0h-A1h

16

R/W

User Defined Device 1 Idle Timer Count Register

0000h

Page 215

 

 

 

 

 

 

A2h-A3h

16

R/W

User Defined Device 2 Idle Timer Count Register

0000h

Page 215

 

 

 

 

 

 

A4h-A5h

16

R/W

User Defined Device 3 Idle Timer Count Register

0000h

Page 215

 

 

 

 

 

 

A6h-A7h

16

R/W

Video Idle Timer Count Register

0000h

Page 215

 

 

 

 

 

 

A8h-A9h

16

R/W

Video Overflow Count Register

0000h

Page 215

 

 

 

 

 

 

AAh-ABh

---

---

Reserved

00h

Page 215

 

 

 

 

 

 

ACh-ADh

16

R/W

Hard Disk Idle Timer Count Register — Secondary Channel

0000h

Page 216

 

 

 

 

 

 

AEh

8

WO

CPU Suspend Command Register

00h

Page 216

 

 

 

 

 

 

AFh

8

WO

Suspend Notebook Command Register

00h

Page 216

 

 

 

 

 

 

B0h-B3h

---

---

Reserved

00h

Page 216

 

 

 

 

 

 

B4h

8

RO

Floppy Port 3F2h Shadow Register

xxh

Page 216

 

 

 

 

 

 

B5h

8

RO

Floppy Port 3F7h Shadow Register

xxh

Page 216

 

 

 

 

 

 

B6h

8

RO

Floppy Port 1F2h Shadow Register

xxh

Page 216

 

 

 

 

 

 

B7h

8

RO

Floppy Port 1F7h Shadow Register

xxh

Page 216

 

 

 

 

 

 

 

 

 

 

 

 

AMD Geode™ SC1200/SC1201 Processor Data Book

 

177

Page 177
Image 177
AMD manual Width Reset Reference F0 Index Bits, AMD Geode SC1200/SC1201 Processor Data Book 177