Video Processor Module - Video Processor Registers - Function 4

32579B

Table 7-9. F4BAR0+Memory Offset: Video Processor Configuration Registers (Continued)

Bit

Description

 

 

 

 

 

 

15:10

Reserved.

 

 

 

 

9:0

DISPWIDTH (Display Width). Defines the width of the displayed video in 13.5 MHz clock periods.

 

If “Frame_Width” is the displayed frame width in pixels, the number programmed is Frame_Width 1.

 

For standard NTSC and PAL applications, the number programmed is 719 (2CFh).

 

 

 

 

 

Offset C18h-C1Bh

Closed Captioning Data Register

Reset Value: 00000000h

This register describes two closed captioning characters that are encoded onto the line programmed by CC_LINE (F4BAR0+Memory Offset C28h[4:0]) of the odd video field. These characters are encoded onto the video output only once. The characters written must have an odd parity MSB bit. If characters 1 and 2 are not updated before the next VSYNC at the start of a top field, NULL (0) characters are encoded onto the line. Normally, closed captioning data is place on line 21 (CC_LINE = 11h) for NTSC operation.

31:16

Reserved.

 

 

 

 

 

15:8

CHAR2 (Second Closed Caption Character).

 

 

 

 

7:0

CHAR1 (First Closed Caption Character).

 

 

 

 

 

Offset C1Ch-C1Fh

Extended Data Services Data Register

Reset Value: 00000000h

This register describes two extended data services characters that are encoded onto the line programmed by CC_LINE (F4BAR0+Mem- ory Offset C28h[4:0]) of the even video field. These characters are encoded onto the video output only once. The characters written must have an odd parity MSB bit. If characters 1 and 2 are not updated before the next VSYNC at the start of a bottom field, NULL (0) characters are encoded onto the line. Normally, extended data services data is place on line 21 (CC_LINE = 11h) for NTSC operation.

31:16

Reserved.

 

 

 

 

 

15:8

CHAR2 (Second Extended Data Services Character).

 

 

 

 

7:0

CHAR1 (First Extended Data Services Character).

 

 

 

 

 

Offset C20h-C23h

CGMS Data Register

Reset Value: 00000000h

 

 

 

 

31:20

Reserved.

 

 

 

 

19:0

CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data. This data in this field is modulated onto

 

the video signal on the field line specified in the CGMS_LINE bits of Closed Captioning Control register (F4BAR0+Memory

 

Offset C28h[12:8]). The data is modulated on to the specified line in the top and/or bottom field according to the setting of

 

bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the video waveform in the order 19-0.

 

 

 

 

Offset C24h-C27h

WSS Data Register

Reset Value: 00000000h

 

 

 

 

31:14

Reserved.

 

 

 

 

13:0

WSS_DATA (Wide Screen Signalling Data). This register contains PAL “Wide Screen Signalling” data. The data in this

 

field is modulated onto line 23 of PAL frames if bit 15 (WSE) of the Closed Captioning Control register is set to 1

 

(F4BAR0+Memory Offset C28h[15] = 1). The bits are modulated onto the video waveform in the order 0-13.

 

 

 

 

Offset C28h-C2Bh

Closed Captioning Control Register

Reset Value: 00000000h

 

 

 

 

31:16

Reserved.

 

 

15WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is in PAL mode, the contents of the WSS Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the bottom video field.

14CTE (CGMS Odd Field Enable). If this bit is asserted, the contents of the CGMS Data register (F4BAR0+Memory Offset C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12:8]).

13CBE (CGMS Even Field Enable). If this bit is asserted, the contents of the CGMS Data register are encoded in the even field onto the line set in GCMS_LINE (bits [12:8]).

12:8

CGMS_LINE (CGMS Line). This bit field selects the line on which CGMS Data should be encoded. programmed with “line

 

number minus 4”. Normally set to 16 NTSC operation.

 

 

7

Reserved. Must be set to 0.

6CCE (Closed Captioning Enable). If this bit is asserted, the contents of the Closed Captioning Data register (F4BAR0+Memory Offset C18h[15:0]) are encoded in the odd field onto the line set in CC_LINE (bits [4:0]).

5EDSE (Extended Data Services Enable). If this bit is asserted, the contents of the Extended Data Services Data register (F4BAR0+Memory Offset C1Ch[15:0]) are encoded in the even field onto the line set in CC_LINE (bits [4:0]).

4:0

CC_LINE (Closed Captioning Line). This bit field selects the line on which Closed Captioning and/or Extended Data Ser-

 

vices Data should be to encoded, programmed with the “line number minus 4”. Normally set to 17 for NTSC operation.

AMD Geode™ SC1200/SC1201 Processor Data Book

357

Page 357
Image 357
AMD manual Offset C24h-C27h, 3114, Offset C28h-C2Bh, AMD Geode SC1200/SC1201 Processor Data Book 357