Relevant SWC Registers, LDN 01h System Wakeup Control

32579B	SuperI/O Module

5.4.2.2 LDN 01h - System Wakeup Control	described earlier in Table 5-3 "Standard Configuration Reg-
Table 5-8lists registers that are relevant to the configura-	isters" on page 95.
tion of System Wakeup Control (SWC). These registers are

Table 5-8. Relevant SWC Registers

			Reset
Index	Type	Configuration Register or Action	Value

30h	R/W	Activate. When bit 0 is cleared, the registers of this logical device are not accessible.1	00h
60h	R/W	Base Address MSB register.	00h

61h	R/W	Base Address LSB register. Bits [3:0] (for A[3:0]) are RO, 0000b.	00h

70h	R/W	Interrupt Number. (For routing the internal PWUREQ signal.)	00h

71h	R/W	Interrupt Type. Bit 1 is R/W. Other bits are RO.	03h

74h	RO	Report no DMA assignment.	04h

75h	RO	Report no DMA assignment.	04h

1.The logical device registers are maintained, and all wakeup detection mechanisms are functional.

100	AMD Geode™ SC1200/SC1201 Processor Data Book

Page 100

Image 100

AMD SC1200, SC1201 manual Relevant SWC Registers, LDN 01h System Wakeup Control, Base Address MSB register

Contents

Publication ID 32579B AMD Geode SC1200/SC1201 Processor Data Book Advanced Micro Devices, Inc. All rights reserved Contacts Trademarks Contents Electrical Specifications Package SpecificationsCore Logic Module Video Processor Module Power Supply Connections Typical Battery ConfigurationTypical Battery Current Normal Operation Mode ACCESS.bus Data Transaction Multiword DMA Data Transfer Timing Diagram 405 USB Data Signal Rise and Fall Timing Diagram 419USB EOP Width Timing Diagram 420 Fast IR Timing MIR and FIR Diagram 422 424 425426 427 32579B IRCP/SP3 Configuration Register Serial Ports 1 and 2 Configuration RegisterACB1 and ACB2 Configuration Register Parallel Port Configuration Register Banks 0 and 1 Common Control and Status Registers 118 119166 167 Pciusb USB PCI Configuration Register Summary F0BAR0+I/O Offset Gpio Configuration RegistersF2BAR4+I/O Offset IDE Controller Configuration Registers F3 PCI Header Registers for Audio Configuration 384 400402 404 General Description Video ProcessorCore Logic SuperI/O Features General FeaturesGX1 Processor Module Video Processor Module Other Features Core Logic ModuleNand Eeprom SuperI/O Module 32579B Memory Controller GX1 ModuleArchitecture Overview 32579B SC1200/SC1201 Processor Memory Controller Register Summary Width Memory Offset Bits Type Name/Function Reset ValueSC1200/SC1201 Processor Memory Controller Registers MCMEMCNTRL2 R/W Bit Description GXBASE+8408h-840Bh Mcbankcfg R/WRsvd Reserved. Write as 0070h Rsvd Reserved. Write as GXBASE+840Ch-840Fh Mcdradd R/W Mcgbaseadd R/WMcdracc R/W Fast-PCI Bus Display1 GX1 Module Interface Video Input Port Clock, Timers, and Reset Logic Reset LogicPower-On Reset System Reset 32579B Signal Definitions 32579B AMD GeodeSC1200/SC1201 Processor USB Jtag Interface Signal Definitions Legend Mnemonic Definition SC1200/SC1201 Configuration BGU481 Ball Assignment Sorted by Ball Number REQ0# GNT0# GPIO7 AFD#/DSTRB# PAR GPIO12 FTRDY# AC1 IDEDATA1 Buffer1 Power Signal Name Ball Buffer Power Signal Name BGU481 Ball Assignment Sorted Alphabetically by Signal Name Signal Name Ball No F30 FC/BE0# D21C11 FC/BE1# B17 MD23 MD24MD25 AC28 MD26 AC29 C24 N13, N14, N18A2, A30, B2, B13 F31 Strap Options Nominal External PU/PD Strap SettingsStrap Options Multiplexing Configuration Two-Signal/Group MultiplexingDefault Alternate Ball No Signal Configuration TFT, CRT, PCI, GPIO, System Internal Test ACCESS.busAC97 Fpci Monitoring Three-Signal/Group Multiplexing Four-Signal/Group Multiplexing Gpio UART2 IDE2 Signal Descriptions Signal Name Ball No Type Description MuxMaximum Core Clock Multiplier. These strap signals Boot ROM is 16 Bits Wide. This strap signal enables Memory Interface Signals Column Address Strobe. RAS#, CAS#, WE# and CKE Video Port Interface Signals 4 CRT/TFT Interface Signals Digital RGB Data to TFT Super Video Chrominance. S-Video chrominance sig TV Interface SignalsCurrent Compensation for TV DAC. a 0.1 µF to 1.2 µF ACCESS.bus Interface Signals PCI Bus Interface Signals INTA# INTB#INTC# INTD# AA2 STOP# LOCK#DEVSEL# BHE# PERR# SERR#REQ1# REQ0# Sub-ISA Interface Signals Low Pin Count LPC Bus Interface Signals IDE Interface Signals Universal Serial Bus USB Interface Signals Serial Ports UARTs Interface Signals Parallel Port Interface Signals Fast Infrared IR Port Interface Signals 15 AC97 Audio Interface Signals Power Management Interface SignalsGeneral Purpose Wakeup I/Os. These signals each Serial Bus Synchronization. This bit is asserted to syn Suspend Power Plane Control 1 and 2. Control signal PWRBTN# AH5PWRCNT1 AK6 PWRCNT2 AL7 Gpio Interface Signals Debug Monitoring Interface Signals Jtag Interface SignalsFast-PCI Bus Monitoring Signals. When enabled, this System Management Interrupt. This is the input to Test and Measurement Interface Signals PLL6, PLL5 and PLL2 Bypass. These signals are usedMemory Internal Test Signals. These signals are used Thermal Diode Positive / Negative. These signals are for Power and Ground Connections1 Configuration Block Addresses General Configuration Block Register SummaryGeneral Configuration Block 32579B Width Offset Bits Ball # Internal Test Signals Name Add’l Dependencies Other Signal Add’l DependenciesPMR27 Fpcimon General Configuration Block Ball # IDE Signals CRT, Gpio and TFT Signals Name PP/ACB1/FPCI TFT/VOP Name Add’l Dependencies Ball # Gpio Signals LPC Signals Name Add’l Dependencies 32579BGeneral Configuration Block Reserved General Configuration Block Offset 38h Interrupt Selection Register Intsel R/W Offset 3Eh-3Fh Configuration Base Address Register CBA ROOffset 3Dh Revision Register REV RO Watchdog Timer Functional Description Watchdog Registers Watchdog Interrupt3describes the Watchdog registers Usage Hints High-Resolution Timer High-Resolution Timer RegistersWatchdog Status Register Wdsts R/WC Reset Value 00h Offset 05h-07h Reset Value xxxxxxxxh Tmclksel Timer Clock SelectTmen Timer Interrupt Enable Bit Description Offset 08h-0Bh Clock Generators and PLLs Crystal Oscillator Circuit Components 1 27 MHz Crystal OscillatorComponent Parameters Values Tolerance 2 GX1 Module Core Clock Internal Fast-PCI ClockCore Clock Frequency Strapped Core Clock Frequency Core Logic Module Clocks SuperI/O ClocksVideo Processor Clocks Clock Registers Clock Generator ConfigurationClock generator and PLL registers are described in Table 1514 Reserved. Must be set to 111033.3 MHz 66.7 MHz ISA Outstanding FeaturesAB1C AB1D AB2C AB2D PC98 and Acpi Compliant Parallel PortSerial Port Serial Port 3 / Infrared IR Communication Port Access SignalsInternal Internal Signals Module Architecture Configuration Structure / Access SIO Configuration OptionsIndex-Data Register Pair LDN Assignments Default Configuration Setup Address Decoding Standard Configuration Registers SIO Control and Configuration RegistersLogical Device Control and Configuration Registers Standard Logical Device Configuration Registers Standard Configuration Registers 32579BSuperI/O Module Index F0h-FEh Logical Device Configuration R/WDMA Channel Select 1 R/W SIO Control and Configuration Registers SIO Control and Configuration Register MapIndex Type Name Power Rail Reset Value SID. SIO ID Logical Device Control and Configuration Relevant RTC Configuration Registers RTC Configuration Registers LDN 01h System Wakeup Control Relevant SWC RegistersBase Address MSB register 10. IRCP/SP3 Configuration Register Relevant IRCP/SP3 Registers 12. Serial Ports 1 and 2 Configuration Register Serial Ports 1 and 2 Configuration register11. Relevant Serial Ports 1 and 2 Registers LDN 03h and 08h Serial Ports 1 14. ACB1 and ACB2 Configuration Register LDN 05h and 06h ACCESS.bus Ports 1ACB1 and ACB2 Configuration register 13. Relevant ACB1 and ACB2 Registers 16. Parallel Port Configuration Register 15. Relevant Parallel Port Registers X32I External X32O Battery = 0.1 μF Real-Time Clock RTCBus Interface RTC Clock Generation 17. Crystal Oscillator Circuit Components Signal Parameters External ElementsOscillator Startup External Oscillator Alarms Timekeeping Data FormatDaylight Saving Leap Years Power Supply 18. System Power States Interrupt Handling Battery-Backed RAMs and Registers110 RTC Registers 19. RTC Register Map20. RTC Registers Index Type Name Index 05h Hours Alarm Register Hora R/W Index 04h Hours Register HOR R/WCRD is 112 Index Programmable Month Alarm Register Mona R/W Index 0Ch RTC Control Register C CRC ROIndex Programmable Century Register CEN R/W AMD Geode SC1200/SC1201 Processor Data Book 113 21. Divider Chain Control / Test Selection 22. Periodic Interrupt Rate Encoding23. BCD and Binary Formats Parameter BCD Format Binary Format 0Eh 7Fh Battery-backed general-purpose Byte RAM 00h 7Fh Battery-backed general-purpose Byte RAMRTC General-Purpose RAM Map 24. Standard RAM Map 25. Extended RAM Map Event Detection System Wakeup Control SWC26. Time Range Limits for Ceir Protocols SWC Registers 27. Banks 0 and 1 Common Control and Status Register MapType Name Value Offset Type Name Value 29. Banks 0 and 1 Common Control and Status Registers 30. Bank 1 Ceir Wakeup Configuration and Control Registers Bit Description Ceir Wakeup Range 1 Registers Bank 1, Offset 0Ah IRWTR1L Register R/WCeir Pulse Change, Range 1, High Limit Ceir Wakeup Range 2 Registers ACCESS.bus Interface Data TransactionsABD ABC AMD Geode SC1200/SC1201 Processor Data Book 121 ABD MSB Acknowledge ACK CycleABC ACK Master Mode Acknowledge After Every Byte RuleArbitration on the Bus Addressing Transfer Formats Sending the Address Byte Master TransmitMaster Receive Master Stop Slave Mode Configuration 31. ACB Register Map ACB Registers32. ACB Registers MASTER. RO Reserved Inten Interrupt Enable Saen Slave Address EnableEN Enable Stop Stop Legacy Functional Blocks Parallel Port33. Parallel Port Register Map for First Level Offset 34. Parallel Port Register Map for Second Level Offset 36. Parallel Port Bit Map for Second Level Offset 35. Parallel Port Bit Map for First Level Offset130 Uart Functionality SP1 and SP2 Type Name 38. Bank Selection Encoding 39. Bank 1 Register Map40. Bank 2 Register Map 41. Bank 3 Register Map 42. Bank 0 Bit Map 43. Bank 1 Bit MapRegister Bits Register Bits Offset 45. Bank 3 Bit Map 44. Bank 2 Bit Map134 3.1 IR/SP3 Mode Register Bank Overview 46. Bank 0 Register MapIRCP/SP3 Register and Bit Maps 01h Register Throughout Offset 00h All Banks 47. Bank Selection Encoding 48. Bank 1 Register Map49. Bank 2 Register Map BSR Bits Bank Selected Functionality 51. Bank 4 Register Map 50. Bank 3 Register Map52. Bank 5 Register Map 54. Bank 7 Register Map 53. Bank 6 Register Map55. Bank 0 Bit Map 56. Bank 1 Bit Map 57. Bank 2 Bit Map58. Bank 3 Bit Map 59. Bank 4 Bit Map 61. Bank 6 Bit Map 60. Bank 5 Bit Map62. Bank 7 Bit Map Feature List Config Integrated AudioVideo Processor Interface Low Pin Count LPC Interface Fast-PCI Interface to External PCI Bus Pserial Interface IDE Configuration Registers PIO ModeIDE Controller Video Retrace Interrupt Physical Region Descriptor Format UltraDMA/33 Signal Definitions UltraDMA/33 ModeStop DMARDY# Strobe Ideiordy Universal Serial Bus Sub-ISA Bus InterfaceIOCS0#/IOCS1# Docw Sub-ISA Support of Delayed PCI Transactions Sub-ISA Bus CyclesFast-PCICLK AD310 Read AD310 Write 5.4 I/O Recovery Delays REQ# GNT#FRAME# IRDY# TRDY# STOP# Bale ISA RD#, IOR# Sub-ISA Bus Data Steering SD150 ISA DMAAD310 PCI and Sub-ISA Signal Cycle Multiplexing Cycle Multiplexed PCI / Sub-ISA BallsROM Interface PCI FRAME# TRDY#, IRDY# ROMCS#, DOCCS# IOCS0#, IOCS1# PAR DEVSEL#,STOP#DMA Controller DMA Channels DMA Transfer Modes DMA Controller RegistersDMA Transfer Types DMA Priority Programmable Interval Timer DMA Addressing CapabilityDMA Page Registers and Extended Addressing DMA Address Generation PIC Interrupt Mapping Programmable Interrupt ControllerMaster Mapping PIC Interrupt Sequence PIC I/O RegistersPIC Shadow Register PCI Compatible Interrupts Fast Keyboard Gate Address 20 and CPU Reset Keyboard Support7.1 I/O Port 092h System Control 7.2 I/O Port 061h System Control Power Management Logic Wakeup Events Capability Power Planes vs. Sleep/Global States Power Planes Control Signals vs Sleep StatesPower Management Events Power Button Power Button OverrideThermal Monitoring AMD Geode SC1200/SC1201 Processor Data Book 161 Power Management Programming CPU Power ManagementAPM Support Suspend Modulation Save-to-Disk Volt SuspendAMD Geode SC1200/SC1201 Processor Data Book 163 Peripheral Power Management Device Idle Timers and TrapsGeneral Purpose Timers Acpi Timer Register Module Power Management SMI Status Reporting RegistersF1BAR0+I/O Device Power Management Programming Summary Power Management Programming SummaryLocated at F0 Index xxh Unless Otherwise Noted F1BAR0+I/O Gpio Interface Integrated Audio 11. Physical Region Descriptor Format ByteAudio Data Buffer Reserved Size Memory Region Base Address PRD1 PRD2 PRD3 Codec Configuration/Control Registers Codec Command Register12.2 AC97 Codec Interface Codec Gpio Status and Control Registers Trap SMI Enable Register VSA Technology Support HardwareVSA Technology Audio SMI Related Registers Module Core Logic Module IRQ Configuration Registers Internal IRQ Enable RegisterInternal IRQ Control Register LPC Interface 12. Cycle Types 13. PCI Configuration Address Register 0CF8h PCI Configuration Space and Access MethodsRegister Descriptions Ter’s reset values and page references where the bit for Register SummaryCore Logic module. Included in the tables are the regis Mats are found Width Reset Reference F0 Index Bits AMD Geode SC1200/SC1201 Processor Data Book 177 32579BCore Logic Module Register Summary 178 15. F0BAR0 Gpio Support Registers Summary 16. F0BAR1 LPC Support Registers SummaryF0BAR0+ F0BAR1+ 18. F1BAR0 SMI Status Registers Summary F1BAR0+ 19. F1BAR1 Acpi Support Registers Summary F1BAR1+00h-03h Pcnt Processor Control Register 20h PM2CNT PM2 Control Register 00h 21h-FFh Not Used Width Reset Reference F2 Index Bits 182 Width Reset Reference F3 Index Bits 21. F2BAR4 IDE Controller Support Registers Summary22. F3 PCI Header Registers for Audio Support Summary F2BAR4+ Width Reset 23. F3BAR0 Audio Support Registers SummaryF3BAR0+ 184 Width Reset Reference F5 Index Bits 25. F5BAR0 I/O Control Support Registers SummaryF5BAR0+ AMD Geode SC1200/SC1201 Processor Data Book 185 26. Pciusb USB PCI Configuration Register Summary Name Reset ValuePciusb Width Reference Index Bits USBBAR0 27. Usbbar USB Controller Registers SummaryAMD Geode SC1200/SC1201 Processor Data Book 187 DMA Page Registers Table 28. ISA Legacy I/O Register Summary188 Programmable Interval Timer Registers Table Port Type Name ReferenceProgrammable Interrupt Controller Registers Table Keyboard Controller Registers Table Bridge, GPIO, and LPC Registers Function Chipset Register SpaceGeneral Remarks Core Logic Module Bridge, GPIO, and LPC Registers Function Data Parity Detected. This bit is set whenIndex 09h-0Bh AMD Geode SC1200/SC1201 Processor Data Book 191 Index 0Eh PCI Header Type RO Reset Value 80h Slave responseIndex 0Fh PCI Bist Register RO 316 Gpio Base Address PCI Subtractive Decode AMD Geode SC1200/SC1201 Processor Data Book 193 Reset Control Register R/W Reset Value 01h Index 42hIndex 43h 194 Index 45h Index 46hIndex 47h AMD Geode SC1200/SC1201 Processor Data Book 195 Reset Value 7Bh PIT Software ResetPIT Counter 1 Enable PIT Counter 0 Enable Generate SMI on A20M# Toggle ROM/AT Logic Control Register R/W Reset Value 98hAMD Geode SC1200/SC1201 Processor Data Book 197 Bit Description Index 54h-59h Index 5AhIndex 5Bh Decode Control Register 2 R/W 198 INTB# Ball C26 Target Interrupt INTA# Ball D26 Target InterruptINTD# Ball AA2 Target Interrupt INTC# Ball C9 Target Interrupt Index 72h 150200 Index 73h Index 74h-75hIndex 76h Chip Select 0 Positive Decode IOCS0# Ing the upper 19 bits of the incoming PCI address AD3113 202 Timer expires Disable Enable Power Management Enable Register 2 R/W Reset Value 00hAMD Geode SC1200/SC1201 Processor Data Book 203 204 Power Management Enable Register 3 R/W Reset Value 00h Keyboard/Mouse Access TrapParallel/Serial Access Trap AMD Geode SC1200/SC1201 Processor Data Book 205 Floppy Disk Access Trap Primary Hard Disk Access TrapIndex 83h Power Management Enable Register 4 R/W 206 Index 84h Second Level PME/SMI Status Mirror Register 1 RO AMD Geode SC1200/SC1201 Processor Data Book 207 208 AMD Geode SC1200/SC1201 Processor Data Book 209 Reserved. Always reads Index 88h General Purpose Timer 1 Count Register R/W210 Second Millisecond Re-trigger General Purpose Timer 1 on Floppy Disk ActivityAMD Geode SC1200/SC1201 Processor Data Book 211 Index 8Dh Video Speedup Timer Count Register R/W Index 8Bh General Purpose Timer 2 Control Register R/W212 Index 93h Index 8Fh-92hAMD Geode SC1200/SC1201 Processor Data Book 213 Index 9Ah-9Bh Floppy Disk Idle Timer Count Register R/W Index 97hIndex 98h-99h 214 Index A6h-A7h Video Idle Timer Count Register R/W Index A8h-A9h Video Overflow Count Register R/W Index AEh CPU Suspend Command Register WO Index AFh Suspend Notebook Command Register WOIndex B0h-B3h Index B4h Index BAh PIT Shadow Register RO Index B9h PIC Shadow Register ROAMD Geode SC1200/SC1201 Processor Data Book 217 Index BCh Clock Stop Control Register R/W Reset Value 00h Reserved. Set to CPU Clock StopIndex BDh-BFh Index C0h-C3h Bit Description Index CCh MaskIndex CDh Index CEh Index EDh-F3h Index F4hIndex F5h Second Level PME/SMI Status Register 2 RC 220 Index F6h Second Level PME/SMI Status Register 3 RC AMD Geode SC1200/SC1201 Processor Data Book 221 Reserved. Read as Index F7h Second Level PME/SMI Status Register 4 RC222 Index F8h-FFh 30. F0BAR0+I/O Offset Gpio Configuration Registers I/O mapped registers accessed through F0BAR0Gpio Support Registers Ration registers are located. -29gives the bit formats Offset 14h-17h GPDI1 Gpio Data In 1 Register RO F0BAR0+I/O Offset 18h is set, this edge generates a PME316 Reserved. Must be set to AMD Geode SC1200/SC1201 Processor Data Book 225 Bank 010010 = GPIO18 ball AG1 000011010011 = GPIO19 ball C9 000100 010100 = GPIO20 balls A9, N31 000101 AMD Geode SC1200/SC1201 Processor Data Book 227 31. F0BAR1+I/O Offset LPC Interface Configuration Registers LPC Support Registers3121 Reserved. Set to AMD Geode SC1200/SC1201 Processor Data Book 229 Polarity selection 230 Reserved Serial IRQ Enable Serial IRQ Interface ModeNumber of IRQ Data Frames AMD Geode SC1200/SC1201 Processor Data Book 231 232 LPC Game Port 1 Address Select. Selects I/O Port LPC Game Port 0 Address Select. Selects I/O PortLPC Floppy Disk Controller Address Select. Selects I/O Port LPC Midi Address Select. Selects I/O Port 234 Bit SMI Status and Acpi Registers Function 32. F1 PCI Header Registers for SMI Status and Acpi Support 33. F1BAR0+I/O Offset SMI Status Registers SMI Status Support RegistersCore Logic Module SMI Status and Acpi Registers Function AMD Geode SC1200/SC1201 Processor Data Book 237 Offset 02h-03h Top Level PME/SMI Status Register RO/RC Suspend Modulation Enable Mirror. Read to Clear238 AMD Geode SC1200/SC1201 Processor Data Book 239 Yes To enable SMI generation, set F0 Index 82h6 = Yes To enable SMI generation, set F0 Index 82h5 =Offset 04h-05h 240 AMD Geode SC1200/SC1201 Processor Data Book 241 These addresses should not be written Offset 1Ch-1Fh Offset 0Ah-1Bh242 3124 Offset 24h-27h External SMI Register R/WAMD Geode SC1200/SC1201 Processor Data Book 243 244 AMD Geode SC1200/SC1201 Processor Data Book 245 50h-FFh Offset 28h-4Fh Not Used Reset Value 00h246 Offset 06h Smicmd OS/BIOS Requests Register R/W 34. F1BAR1+I/O Offset Acpi Support RegistersAcpi Support Registers Clkval Clock Throttling Value. CPU duty cycle SCI generation is always enabled 248 Offset 0Ah-0Bh PM1AEN PM1A PME/SCI Enable Register R/W 1511Offset 0Ch-0Dh PM1ACNT PM1A Control Register R/W 1514 Reserved. Must be set to 250 AMD Geode SC1200/SC1201 Processor Data Book 251 252 Gpwio Control Register 1 R/W Reset Value 00h Gpwio Control Register 2 R/W Reset Value 00h ReservedConsumer Electronic Infrared 02h0 Gpwio Data Register R/W Reset Value 00h Reserved Reset Value 00h 254 Reset Value 00000F00h Bit Description Offset 18h-1BhOffset 21h-FFh AMD Geode SC1200/SC1201 Processor Data Book 255 IDE Controller Registers Function PIOMODE. PIO mode Core Logic Module IDE Controller Registers FunctionBit Description Index 30h-3Fh AMD Geode SC1200/SC1201 Processor Data Book 257 258 Bit Description Index 48h-4Bh Index 50h-53hIndex 58h-5Bh Index 60h-FFh IDE Controller Support Registers 260 Offset 09h Offset 0AhOffset 0Bh Offset 0Ch-0Fh 37. F3 PCI Header Registers for Audio Configuration Audio Registers Function 38. F3BAR0+Memory Offset Audio Configuration Registers Audio Support RegistersCore Logic Module Audio Registers Function Offset 04h-07h 264 AMD Geode SC1200/SC1201 Processor Data Book 265 2316 These bits change only on a fast write to an even address266 AMD Geode SC1200/SC1201 Processor Data Book 267 268 Mask Internal IRQ15. Write Only Mask Internal IRQ14. Write OnlyMask Internal IRQ11. Write Only Mask Internal IRQ10. Write Only Mask Internal IRQ4. Write Only Mask Internal IRQ3. Write OnlyAssert Masked Internal IRQ14 Reserved. Set to Assert Masked Internal IRQ12 Bit Description Assert Masked Internal IRQ1 AMD Geode SC1200/SC1201 Processor Data Book 271 Audio Bus Master 1 Command Register R/W Reset Value 00h Offset 29h Audio Bus Master 1 SMI Status Register RCOffset 2Ah-2Bh Offset 2Ch-2Fh Audio Bus Master 2 Command Register R/W Reset Value 00h Offset 31h Audio Bus Master 2 SMI Status Register RCOffset 32h-33h Offset 34h-37h Audio Bus Master 3 Command Register R/W Reset Value 00h Offset 39h Audio Bus Master 3 SMI Status Register RCOffset 3Ah-3Bh Offset 3Ch-3Fh Audio Bus Master 4 Command Register R/W Reset Value 00h Offset 41h Audio Bus Master 4 SMI Status Register RCOffset 42h-43h Offset 44h-47h Audio Bus Master 5 Command Register R/W Reset Value 00h Offset 49h Audio Bus Master 5 SMI Status Register RCOffset 4Ah-4Bh Offset 4Ch-4Fh Bus Expansion Interface Function 39. F5 PCI Header Registers for X-Bus Expansion Bit Description Index 1Ch-1Fh Index 20h-23hIndex 24h-27h Index 28h-2Bh Index 58h F5BARx Initialized Register R/W Reset Value 00h Index 48h-4Bh F5BAR2 Mask Address Register R/WIndex 4Ch-4Fh F5BAR3 Mask Address Register R/W Index 50h-53h F5BAR4 Mask Address Register R/W Index 68h-FFh Bit Description Index 64h-67h280 Bus Expansion Support Registers 40. F5BAR0+I/O Offset X-Bus Expansion RegistersF5 Index 10h, Base Address Register 0 F5BAR0 set Three USB transceivers. Default = 128 USB transceivers. Default =Iotestporten Debug Test Port Enable 282 41. Pciusb USB PCI Configuration Registers USB Controller Registers PciusbCore Logic Module USB Controller Registers Pciusb AMD Geode SC1200/SC1201 Processor Data Book 283 Reset Value 08h Index 0Dh Latency Timer Register R/WBit Description Index 06h-07h Status Register R/W Reserved. Must be set to Index 08h 42. USBBAR+Memory Offset USB Controller Registers 32579BCore Logic Module USB Controller Registers Pciusb 286 HcInterruptEnable Register R/W Reset Value = 00000000h OwnershipChangeEnableRootHubStatusChangeEnable FrameNumberOverflowEnable Bit Description StartOfFrameEnable Offset 20h-23hOffset 24h-27h Offset 28h-2Bh Reset Value = 00000628h Reset Value = 01000003hBit Description Offset 38h-3Bh HcFrameRemaining Register RO Reserved. Read 0s BalPower Read LocalPowerStatusChange. Not supported. Always readOffset 50h-53h HcRhStatus Register R/W 3018 HcRhPortStatus1 Register R/W Reset Value = 00000000h Read PortResetStatusRead PortSuspendStatus AMD Geode SC1200/SC1201 Processor Data Book 291 Read CurrentConnectStatus Read PortEnableStatus292 AMD Geode SC1200/SC1201 Processor Data Book 293 Reserved Reset Value = xxh 294 AMD Geode SC1200/SC1201 Processor Data Book 295 ISA Legacy Register Space 43. DMA Channel Control Registers Priority Mode Timing ModeCore Logic Module ISA Legacy Register Space Write Transfer Mode Channel Number Mode Select32579BCore Logic Module ISA Legacy Register Space Bit Description Port 00Bh Undefined Write DMA Command Register, ChannelsAMD Geode SC1200/SC1201 Processor Data Book 299 Bit Description Port 0D2h Port 0D4hPort 0D6h Port 0D8h 44. DMA Page Registers 45. Programmable Interval Timer Registers Current Counter Mode BCD Mode Bit Description Port 042h WriteCounter Value Read Port 043h R/W 46. Programmable Interrupt Controller Registers Poll Command Register Read ModeBit Description IRQ1 / IRQ9 Mask IRQ0 / IRQ8 Mask Interrupt Service Register IRQ7 / IRQ15 In-Service IRQ6 / IRQ14 In-ServiceIRQ5 / IRQ13 In-Service IRQ4 / IRQ12 In-Service 47. Keyboard Controller Registers 48. Real-Time Clock Registers 49. Miscellaneous Registers AMD Geode SC1200/SC1201 Processor Data Book 309 310 General Features Video Input Port VIP InterfaceHardware Video Acceleration Graphics-Video Overlay and Blending Display Modes Video Input PortVIP Tvout Functional Description Video SupportVBI Support Video Processor Module Active Video Video Input Port VIP Direct Mode and Capture Mode Configurations Address not changed during runtime BobAMD Geode SC1200/SC1201 Processor Data Book 317 Weave Ping-pongs between the two buffers during runtime Capture VBI ModeAMD Geode SC1200/SC1201 Processor Data Book 319 Video Block Video Input FormatterLine Buffer 320 Horizontal Downscaler with 4-Tap Filtering FilteringHorizontal Downscaler Maintaining Aspect Ratio Line Buffers Formatter2.5 2-Tap Vertical and Horizontal Upscalers Ai,j Ai,j+1 Ai+1,jAi+1,j+1 Mixer/Blender Block CSCRGB RAM Valid Mixing/Blending Configurations Filter2 Bit Mode CommentFlicker 324 YUV to RGB CSC in Video Data Path Gamma CorrectionRGB to YUV CSC 3.4 1/2 Y Flicker Filter Graphics Window Video WindowCursor Window Alpha Windows Truth Table for Alpha Blending Mixing/Blending OperationColor CHROMASEL1 328 Flicker Filter, Interlaced Video YUV Mixing/Blending Mode Tvout BlockFlicker Filter and Scan Rate Conversion Vesa Vesa DDSC2B and Dpms Support Integrated DACs Power Sequence TFT InterfaceHSYNC, VSYNC, TFTDE, Tftdck T1 is a programmable multiple of frame time T0+T1 Divider Phase Charge Loop Integrated PLLCompare Pump Filter Divider Out 332 F4 PCI Header Registers for Video Processor Support Summary F4BAR0 Video Processor Configuration Registers SummaryF4BAR0+ 32579BVideo Processor Module Register Summary 334 Name Value Tvout Configuration Registers F4BAR2 VIP Support Registers SummaryEncoder Registers F4BAR2+ Reset Value 0504h Reset Value 030000hVideo Processor Registers Function 3112 VIP Base Address 110 Address Range. Read Only Index 3Eh-FFh Reserved Video Processor Module Video Processor Registers FunctionAMD Geode SC1200/SC1201 Processor Data Book 337 Video Configuration Register R/W Reset Value 00000000h EN42X Enable 42x Format. Allows format selectionVideo Processor Support Registers F4BAR0 To 0 or 1 should be written with a value that is read Offset 04h-07h Display Configuration Register R/W Tions of the power sequence control lines 16143028 Ddcsdaout DDC Output Data. DDC data bit for output Offset 08h-0Bh Video X Position Register R/W 340 Bit Description 100 AMD Geode SC1200/SC1201 Processor Data Book 341 Reset Value 00001400h 12 PLL2PWREN PLL2 Power-Down EnableBit Description Offset 1Ch-1Fh Block Offset 20h-23h DTS Downscale Type Select Offset 40h-43h Video Downscaler Coefficient Register R/WFLTCO4 Filter Coefficient 4. For the tap-4 filter FLTCO3 Filter Coefficient 3. For the tap-3 filter Reserved Signen Signature Enable Reset Value 0000xxxxhReset Value 00060000h Bit Description Offset 44h-47h CRC Signature Register R/W 100 i.e., shift one line otherwise, leave at AMD Geode SC1200/SC1201 Processor Data Book 345 Bit Description Offset 50h-53h Offset 54h-57hOffset 60h-63h Alpha Window 1 X Position Register R/W 346 Decremented until it is reloaded via bit 17 Loadalpha 3118AMD Geode SC1200/SC1201 Processor Data Book 347 348 Offset 90h-93h Offset 94h-97hOffset 400h-403h Video Fifo Underflow Empty Video Fifo OverFlow Full VBI Fifo Underflow EmptyVBI Fifo Overflow Full Upscale horizontally VBI data by Genlocktouten GenLock Timeout Enable Bit Description Offset 414h-417h3120 Reserved 190 Port Offset 41Ch-41Fh Ctgenlocken Enable Continuous GenLock Function Sggenlocken Enable a Single GenLock FunctionOffset 424h-427h 3121 Reserved 200 Bit Description Offset 80Ch-80Fh Offset 810h-813h Horintp Horizontal Interpolation Fieldinvr Field InvertOffset 81Ch-81Fh Offset C00h-C03h 2920 AMD Geode SC1200/SC1201 Processor Data Book 355 TV DAC Mode Bits Ball No A23 ModeOffset C08h-C0Bh D24 A24 Offset C24h-C27h 3114Offset C28h-C2Bh AMD Geode SC1200/SC1201 Processor Data Book 357 Reset Value 00000020h Reset Value 00000004hBit Description Offset C2Ch-C2Fh Offset C50h-C53h 10. F4BAR2+Memory Offset VIP Configuration Registers VIP Support Registers F4BAR2All other decodes Reserved AMD Geode SC1200/SC1201 Processor Data Book 359 Capture Store to Memory VBI Data Capture Store to Memory Video DataReserved.Read Only Current Field. Read Only 2322 Video Data Capture Active. Read Only Reserved. Read Only Run Status. Read OnlyOffset 14h-17h Offset 24h-27h Video Data Even Base Register R/W 3116 Reserved 150 Offset 2Ch-3FhOffset 44h-47h VBI Data Even Base Register R/W Offset 48h-4Bh VBI Data Pitch Register R/W Jtag Mode Instruction Support Testability JtagMandatory Instruction Support Optional Instruction Support 364 General Specifications Power/Ground Connections and DecouplingElectro Static Discharge ESD Absolute Maximum Ratings Operating Conditions Symbol Parameter Min Typ Max Unit Comments366 Power Planes of External Interface Signals Power Plane Signal Names VCC Balls VSS BallsPower State Parameter Definitions DC Current DC Characteristics for On State DC Characteristics for Active Idle, Sleep, and Off States Symbol Parameter Note Min Typ Max Unit CommentsSymbol Parameter Min Typ Max Unit Comment Ball Capacitance and Inductance Pull-Up and Pull-Down Resistors Balls with PU/PD ResistorsVIO External PU or PD resistor DC Characteristics Symbol Description ReferenceWire 10. Buffer Types Inbtn DC Characteristics Inab DC CharacteristicsInpci DC Characteristics Instrp DC Characteristics INT DC CharacteristicsInts DC Characteristics INTS1 DC Characteristics Inusb DC Characteristics ODn DC Characteristics Odpci DC Characteristics Op/n DC CharacteristicsOpci DC Characteristics Ousb DC Characteristics AC Characteristics 11. Default Levels for Measurement Switching ParametersSymbol Parameter Value CLK Outputs Memory Controller InterfaceInputs 32579BElectrical Specifications 12. Memory Controller Timing ParametersSDCLK30, Sdclkout high time 13.5 T1, t2, t3 t10 SDCLK30 Control Output, MA120BA10, MD630 MD630 Data Valid Read Data Vpckin Vref 14. Video Output Port Timing Parameters CRT and TFT Interface 15. TFT Timing Parameters Symbol Parameter Note Min Max Unit Comments 16. CRT Vesa Compatible DAC RED, GREEN, and Blue Outputs RES IRELSB DNL LSB Tvref 18. ACCESS.bus Input Timing Parameters ACCESS.bus Interface19. ACCESS.bus Output Timing Parameters AB1D AB2D AB1C AB2C AB1D AB2D AB1C AB1D AB2D AB1C AB2CAMD Geode SC1200/SC1201 Processor Data Book 387 20. PCI AC Specifications PCI Bus 64VIO Equation a Equation B 21. PCI Clock Parameters Pciclk 0.4 V IO 22. PCI Timing Parameters 23. Measurement Condition Parameters Symbol Value Unit CommentsMeasurement and Test Conditions Power SignalsInput Valid Ms typ Symbol Parameter Bits Type Comments Sub-ISA Interface24. Sub-ISA Timing Parameters Bus Width Min Bus Width Min Max Symbol Parameter Bits Type Comments MEMR#/DOCR#/IOR# ROMCS#/DOCCS# IOR#/RD#/TRDE#MEMR#/DOCR# IOW#/WR# MEMW#/DOCW# DOCCS#/ROMCS# IOCS10#IOW#/WR# MEMW#/DOCW# TRDE# D150 LPC Interface 25. LPC and Serirq IDE signals fall time from 0.9V IO to 0.1V IO = 40 pF IDE signals rise time from 0.1V IO to 0.9V IO = 40 pFIDE Interface Timing 26. IDE General Timing Parameters IDERST# pulse width Mode Symbol Parameter Unit Comments 27. IDE Register Transfer to/from Device Timing ParametersCycle time min Width 8-bit min Addr valid1 IDEIOR0# IDEIOW0# Write IDEDATA70Read IDEDATA70 IDEIORDY0 2,3 165 125 100 28. IDE PIO Data Transfer to/from Device Timing Parameters402 Read IDEDATA150 IDEIOR0# IDEIOW0# Write IDEDATA150AMD Geode SC1200/SC1201 Processor Data Book 403 29. IDE Multiword DMA Data Transfer Timing Parameters IDEDREQ0 IDEDACK0# IDEIOR0# IDEIOW0# IDECS10#AMD Geode SC1200/SC1201 Processor Data Book 405 30. IDE UltraDMA Data Burst Timing Parameters Mode Symbol Parameter Min Max Unit Comments406 IDEREQ0 STOP0IDEIOR0# HDMARDY0# IDEIRDY0 DSTROBE0 IDEIRDY0 DSTROBE0 at device IDEDATA150 at device IDEIRDY0 DSTROBE0 at hostIDEDATA150 at host 408 IDEDREQ0 device IDEDACK0# host IDEIOW0#STOP0# hostIDEIOR0#HDMARDY0# AMD Geode SC1200/SC1201 Processor Data Book 409 IDEIOW0# STOP0# IDEDREQ0 device410 IDEIOW0# STOP0# host IDEIOR0# HDMARDY0# host IDEIRDY0 DSTROBE0 device IDEDATA150 deviceIDECS01# IDEADDR20 DevicetUI IDEDACK0# host IDEIOW0# STOP0# hostIDEIORDY0 DDMARDY0 device IDEIOR0# HSTROBE0# host HSTROBE0# At hostIDEDATA150 At host IDEIOR0# HSTROBE0# at device IDEDATA150 at device IDEDREQ0 device IDEDACK0# host IDEIOW0# STOP0# host IDEIORDY0# DDMARDY0#IDEIOR0# HSTROBE0# 414 IDEIORDY0# DDMARDY0# device IDEDATA150 host IDEADDR20 IDECS01#IDEDACK0# host AMD Geode SC1200/SC1201 Processor Data Book 415 IDEDATA150 host IDECS01# IDEADDR20 IDEDREQ0 device IDEDACK0 host IDEIOW0# STOP0# host416 Full Speed Receiver EOP Width Note Universal Serial Bus USB 31. USB Timing ParametersLow Speed Source Note Source EOP width Host upstreamReceiver data jitter tolerance for paired Low Speed Receiver EOP Width Note Rise Time Fall Time Differential Data LinesDifferential Data Lines Crossover Points 2.0 Consecutive Transitions Differential Data to SE0 Skew Data Crossover LevelEOP Width Differential Crossover Points Data Lines Modulation signal period TCPN + Transmitter Sharp-IR and Consumer Remote ControlSIR signal pulse width Setting of the Rxhsc bit bit 5 of the Rccfg register MIR Fast IR Port Timing 33. Fast IR Port Timing ParametersFIR Busy ACK# STB# 35. Enhanced Parallel Port Timing Parameters Symbol Parameter MinUnit Comments 36. ECP Forward Mode Timing Parameters Extended Capabilities Port ECP TimingAFD# Busy 37. ECP Reverse Mode Timing Parameters BUSY# Audio Interface Timing AC97 38. AC Reset Timing Parameters AC97RST# inactive to Bitclk 162.8 Startup delaySync inactive to Bitclk startup 162.8 Delay AC97RST# active low pulse width 40. AC97 Clocks Parameters AC97CLK Vold 41. AC97 I/O Timing Parameters SDATAOUT/SYNC SDATAIN, SDATAIN2 42. AC97 Signal Rise and Fall Timing Parameters 43. AC97 Low Power Mode Timing Parameters End of Slot 2 to Bitclk Sdatain lowSlot Bitclk Sdataout Power Management Power management event to ONCTL# Assertion44. PWRBTN# Timing Parameters ONCTL# PWRBTN# PWRBTN# ONTCL# PWRCNT21 POR# POR# 32KHZ 434 TDI, TMS setup time Non-test inputs setup timeJtag Interface 48. Jtag Timing Parameters TDI, TMS hold time Output Signals Input SignalsTDI TMS TDO 436 ΘJC ×C/W Thermal CharacteristicsCase-to-Ambient Thermal Resistance Example @ 85C Heatsink Considerations ExampleAssume P max = 5W and TA max = 40C Therefore Assume P max = 9W and TA max = 40C Therefore Package Specifications Physical DimensionsAMD Geode SC1200/SC1201 Processor Data Book 439 BGU481 Package Bottom View 440 Order Information Macrovision Product NoticeOrdering Part Number Core Frequency MHz Table A-1. Revision History Data Book Revision HistoryRevision # Revisions / Comments

AMD SC1200 manual Relevant SWC Registers, LDN 01h System Wakeup Control, Base Address MSB register

Models: SC1200 SC1201

5.4.2.2 LDN 01h - System Wakeup Control

Table 5-8. Relevant SWC Registers

Index

Value

Base Address MSB register.