Testability and Diagnostics, Test Pins | Compaq 21264, EV67 guide

11

Testability and Diagnostics

This chapter describes the 21264/EV67 user-oriented testability and diagnostic fea- tures. These features include automatic power-up self-test, Icache initialization from external serial ROMs, and the serial diagnostic terminal port.

The boundary-scan register, which is another testability and diagnostic feature, is listed in Appendix B. The boundary-scan register is compatible with IEEE Standard 1149.1.

This chapter is organized as follows:

•Test pins

•SROM/serial diagnostic terminal port

•IEEE 1149.1 port

•TestStat_H pin

•Power-up self-test and initialization

•Notes on IEEE 1149.1 operation and compliance

The 21264/EV67 has several manufacturing test features that are used only by the fac- tory, and they are beyond the scope of this chapter.

11.1 Test Pins

The 21264/EV67 test access ports include the IEEE 1149.1 test access port, a dual-pur- pose SROM/Serial diagnostic terminal port, and a test status output pin. Table 11–1lists the test access port pins.

Table 11–1 Dedicated Test Port Pins

Pin Name	Type	Function

Tms_H	Input	IEEE 1149.1 test mode select
Tdi_H	Input	IEEE 1149.1 test data in
Trst_L	Input	IEEE 1149.1 test logic reset
Tck_H	Input	IEEE 1149.1 test clock
Tdo_H	Output	IEEE 1149.1 test data output
SromData_H	Input	SROM data/Diagnostic terminal data input

Alpha 21264/EV67 Hardware Reference Manual

Testability and Diagnostics 11–1

Image 259

Compaq 21264, EV67 specifications Testability and Diagnostics, Test Pins, Dedicated Test Port Pins

Contents

DS-0028A-TE Revision/Update InformationAlpha 21264A Microprocessor Hardware Reference Manual Alpha 21264/EV67 Hardware Reference Manual Table of Contents Cache and External Interfaces Hardware Interface Internal Processor Registers Privileged Architecture Library Code Mffpcr Mtfpcr Initialization and Configuration Thermal Management Error Detection and Error HandlingTestability and Diagnostics Electrical Data 21264/EV67 Boundary-Scan Register Alpha Instruction Set Glossary Index 21264/EV67-to-Bcache Pin Interconnections Figures Xii Tables Xiv VDD Idcpower Page Preface ContentAudience Documentation Included by Reference For example Terminology and ConventionsAbbreviations Aligned and Unaligned W1CW1S Addresses External Signal NamesData Units Do Not Care Undefined Do not care. a capital X represents any valid value Page Architecture IntroductionIntroduction Floating-Point Data Types ArchitectureAddressing Integer Data Types 21264/EV67 Microprocessor Features 21264/EV67 Microprocessor Features 21264/EV67 Microprocessor Features 21264/EV67 Microarchitecture Internal ArchitectureInternal Architecture 21264/EV67 Microarchitecture Instruction Fetch, Issue, and Retire UnitVirtual Program Counter Logic Branch Predictor 21264/EV67 Block Diagram Global Predictor Local Predictor Instruction-Stream Translation Buffer Choice Predictor Instruction Fetch Logic Integer Issue QueueRegister Rename Maps Hwret Floating-Point Issue Queue Exception and Interrupt Logic Integer Execution UnitRetire Logic Integer Execution Unit-Clusters 0 PERR, MINxxx, MAXxxx, UNPKxx, PKxx 10Internal Architecture Floating-Point Execution Unit Onchip Caches External Cache and System Interface Unit21264/EV67 contains two onchip primary-level caches Data Cache Memory Reference Unit12Internal Architecture Miss address file MAF Dstream translation buffer DTB Pipeline OrganizationPipeline Organization Srom Interface Stage 1 Instruction Slot Stage 0 Instruction Fetch14Internal Architecture Stage 2 Map Stage 3 Issue Ebox and Fbox pipelines begin execution Instruction Issue RulesInstruction Issue Rules Pipeline Aborts Instruction Name, Pipeline, and Types Instruction Issue Rules Instruction Group Definitions Instruction Group Definitions and Pipeline Unit Ebox SlottingFTOIS, Ftoit ITOFS, ITOFF, Itoft U U L E L U E E L L E U 20Internal Architecture Instruction Issue Rules Instruction LatenciesInstruction Class Latency in Cycles Hwmfpr Instruction Retire Rules Instruction Retire RulesMinimum Retire Latencies for Instruction Classes BSR/JSR Retire of Operate Instructions into R31/F31Retire of Operate Instructions into R31/F31 Floating-Point Divide/Square Root Early Retire Instructions Retired Without Execution Load Instructions to R31 and F31Load Instructions to R31 and F31 Prefetch with Modify Intent LDS Instruction 24Internal Architecture Special Cases of Alpha Instruction ExecutionPrefetch with the LDxL / STxC Instruction Sequence Load Hit Speculation Pipeline Timing for Integer Load Instructions Special Cases of Alpha Instruction Execution Cmov Instruction Floating-Point Store Instructions26Internal Architecture Memory and I/O Address Space Instructions Memory and I/O Address Space InstructionsMemory Address Space Load Instructions Rules for I/O Address Space Load Instruction Data Merging 2 I/O Address Space Load Instructions28Internal Architecture 8shows some of the following rules 4 I/O Address Space Store InstructionsRules for I/O Address Space Store Instruction Data Merging MAF Merging Rules MAF Memory Address Space Merging RulesInstruction Ordering MAF Memory Address Space Merging Rules 10 Memory Reference Ordering Replay TrapsReplay Traps Mbox Order Traps Memory Barrier MB/WMB/TB Fill Flow 12 I/O Write Buffer and the WMB InstructionWrite Buffer and the WMB Instruction Other Mbox Replay Traps MB Instruction Processing 34Internal Architecture WMB Instruction ProcessingTB Fill Flow 12 TB Fill Flow Example Sequence 13 TB Fill Flow Example Sequence Floating-point control register Fpcr is shown in Figure Performance Measurement Support-Performance CountersFloating-Point Control Register Performance Measurement Support-Performance Counters Floating-Point Control Register Implver Amask and Implver Instruction ValuesAmask and Implver Instruction Values Amask Design Examples Design Examples 40Internal Architecture 13 Typical Multiprocessor Configuration Hardware Interface 21264/EV67 Microprocessor Logic SymbolHardware Interface 21264/EV67 Microprocessor Logic Symbol 21264/EV67 Microprocessor Logic Symbol 21264/EV67 Signal Descriptions 21264/EV67 Signal Names and Functions21264/EV67 Signal Names and Functions Signal Pin Types Definitions Dcokh Pllvdd TestStatH 21264/EV67 Signal Descriptions by Function SysVref Domain SysAddInL140 Pin Assignments Pin List Sorted by Signal NamePin Assignments AC1 Pllvdd 10Hardware Interface AA5 12Hardware Interface Pin List Sorted by PGA Location SysDataL28 14Hardware Interface BcDataH70 SysDataL5 16Hardware Interface Ground and Power VSS and VDD Pin List Mechanical Specifications Mechanical Specifications 21264/EV67 Packaging 21264/EV67 Packaging18Hardware Interface 21264/EV67 Bottom View Pin Up Page Introduction to the External Interfaces Cache and External InterfacesCache and External Interfaces Introduction to the External Interfaces 21264/EV67 System and Bcache Interfaces System Interface Second-Level Cache Bcache Interface Commands and AddressesPhysical Address Considerations Physical Address Considerations MB/WMB ECB I/O Physical Address Considerations System Duplicate Tag Stores Bcache Interface SignalsBcache Structure Bcache Structure Cache Coherency Basics Victim Data BufferCache Coherency Victim Data Buffer 21264/EV67-Supported Cache Block States Cache CoherencyCache Block States 2lists the cache block states supported by the 21264/EV67 10Cache and External Interfaces System Responses to 21264/EV67 CommandsCache Block State Transitions Cache Block State Transitions Cache Coherency Using SysDc Commands 12Cache and External Interfaces Dcache States and Duplicate Tags Lock Mechanism Lock Mechanism14Cache and External Interfaces Liveness and Fairness Internal Eviction of LDxL Blocks System Port System Port16Cache and External Interfaces System Port Pins System Port Pins 18Cache and External Interfaces System Port Programming the System Interface ClocksProgramming Values for System Interface Clocks Program Values for Data-Sample/Drive CSRs Bank Interleave on Cache Block Boundary Mode 3 21264/EV67-to-System CommandsForwarded Clocks and Frame Clock Ratio 12describes the field definitions for Tables 4-10and Hit Mode11 Page Hit Mode of Operation 12 21264/EV67-to-System Command Fields Definitions 13 Maximum Physical Address for Short Bus Format 4 21264/EV67-to-System Commands Descriptions14describes the 21264/EV67-to-system commands 14 21264/EV67-to-System Commands Descriptions 22Cache and External Interfaces 15 Programming INVALTODIRTYENABLE10 24Cache and External Interfaces ProbeResponse Commands Command40 =16 Programming SETDIRTYENABLE20 17 21264/EV67 ProbeResponse Command 18describes the ProbeResponse command fields SysAck and 21264/EV67-to-System Commands Flow Control18 ProbeResponse Fields Descriptions RVB RPB System-to-21264/EV67 CommandsProbe Commands Four Cycles 19 System-to-21264/EV67 Probe Commands 21 Data Movement Selection by Probe43 20 System-to-21264/EV67 Probe Commands Fields Descriptions21 lists the data movement selected by Probe43 22lists the next cache block state selected by Probe20 23 Data Transfer Command Format Data Transfer Commands Two Cycles28Cache and External Interfaces 24 SysDc40 Field Description 24describes the SysDc40 field 8.1 21264/EV67 Clock Basics Data Movement In and Out of the 21264/EV6730Cache and External Interfaces Fast Data Mode 32Cache and External Interfaces 25 Sysclk Cycles Between SysAddOut and SysData 26 Cbox CSR SYSDCDELAY40 Examples 26shows four example configurations and shows their useFast Data Disable Mode 34Cache and External Interfaces 27 Four Timing ExamplesSysDataInValidL and SysDataOutValidL SysDataInValidL SysFillValidL SysDataOutValidL 28 Data Wrapping Rules Data Wrapping36Cache and External Interfaces 29 System Wrap and Deliver Data 30defines the interleaved scheme for the wrap order30 Wrap Interleave Order 38Cache and External Interfaces Nonexistent Memory Processing31defines the wrap order for double-pumped data transfers 31 Wrap Order for Double-Pumped Data Transfers 21264/EV67 Command NXM Address System/21264/EV67 Response Ordering of System Port Transactions 10.1 21264/EV67 Commands and System Probes40Cache and External Interfaces System Port Bcache Port Bcache Port 36 Bcache Port Pins Bcache Port Pins35 Range of Maximum Bcache Clock Ratios 44Cache and External Interfaces Bcache Clocking 38 BCCLKDELAY10 Values 37 BCCPUCLKDELAY10 ValuesSetting the Period of the Cache Clock 46Cache and External Interfaces 39 Program Values to Set the Cache Clock Period Single-Data 41 Data-Sample/Drive Cbox CSRs Bcache TransactionsBcache Data Read and Tag Read Transactions 48Cache and External Interfaces Bcache Data Write Transactions Dual-data mode, bcfrm is twice the ratio When the ratio is even, bcfrm is equal to the ratioWhen the ratio is odd, bcfrm is twice the ratio For example, in single-data mode 50Cache and External Interfaces BcAddH234 Pin DescriptionsRelationship Between Write-to-Read Bcwrrdbubbles and wrrd Relationship Between Read-to-Write Bcrdwrbubbles and rdwr 44lists the combination of control pin assertion for 47 Control Pin Assertion for Ramtype D 46 Control Pin Assertion for Ramtype CBcDataInClkH and BcTagInClkH 54Cache and External Interfaces InterruptsInterrupts Bcache Banking Disabling the Bcache for Debugging Internal Processor Registers Internal Processor Registers Mbox IPRs Cycle Counter Control Register Ccctl Ebox IPRsEbox IPRs Cycle Counter Register CC Cycle Counter Control Register Fields Description Virtual Address Register VAVirtual Address Control Register Vactl 2describes the Ccctl register fields VAFORM32 Virtual Address Format Register Vaform3describes the virtual address control register fields Virtual Address Control Register Fields Description ITB PTE Array Write Register Itbpte Ibox IPRsIbox IPRs ITB Tag Array Write Register Itbtag ITB Invalidate All Register Itbia ITB Invalidate All Process ASM=0 Register ItbiapITB Invalidate Single Register Itbis ProfileMe PC Fields Description Ibox IPRs ProfileMe PC Register PmpcException Address Register Excaddr 4describes the ProfileMe PC register fields 13shows Ivaform when ICTLVA48 equals 0 ICTLVAFORM32 equals Interrupt Enable and Current Processor Mode Register Iercm Iercm Register Fields Description Software Interrupt Request Register Sirr10Internal Processor Registers 6describes the software interrupt request register fields Interrupt Summary Register IsumSoftware Interrupt Request Register Fields Description 12Internal Processor Registers Hardware Interrupt Clear Register Hwintclr7describes the interrupt summary register fields Interrupt Summary Register Fields Description Mchkd W1C Exception Summary Register Excsum8describes the hardware interrupt clear register fields Hardware Interrupt Clear Register Fields Description Exception Summary Register Fields Description 9describes the exception summary register fields14Internal Processor Registers 10 PAL Base Register Fields Description PAL Base Register PalbaseIbox Control Register Ictl 10describes the PAL base register fields 11 Ibox Control Register Fields Description 11describes the Ibox control register fields16Internal Processor Registers PCT1EN SingleissuehMchken STWAIT64K Spce Ibox Status Register Istat18Internal Processor Registers TRP 12describes the Ibox status register fields12 Ibox Status Register Fields Description MIS 20Internal Processor Registers Clear Virtual-to-Physical Map Register Clrmap Sleep Mode Register SleepIbox IPRs Icache Flush Register Icflush Icache Flush ASM Register Icflushasm 14 Process Context Register Fields Description 14describes the process context register fields22Internal Processor Registers FPE Performance Counter Control Register PctrctlPpce 15 Performance Counter Control Register Fields Description 15describes the performance counter control register fields24Internal Processor Registers 16 Performance Counter Control Register Input Select Fields Mbox IPRsMbox IPRs DTB Tag Array Write Registers 0 and 1 DTBTAG0, DTBTAG1 26Internal Processor Registers DTB Alternate Processor Mode Register Dtbaltmode Dstream TB Invalidate Single Registers 0 and 1 DTBIS0,1 17 DTB Alternate Processor Mode Register Fields DescriptionDstream TB Invalidate All Process ASM=0 Register Dtbiap Dstream TB Invalidate All Register Dtbia 28Internal Processor Registers Memory Management Status Register Mmstat18describes the memory management status register fields 18 Memory Management Status Register Fields Description For Mbox Control Register MctlACV 19 Mbox Control Register Fields Description Erences to superpages result in access violationsDcache Control Register Dcctl 19describes the Mbox control register fields 20describes the Dcache control register fields Dcache Status Register Dcstat20 Dcache Control Register Fields Description 21 Dcache Status Register Fields Description Cbox CSRs and IPRsCbox CSRs and IPRs 21describes the Dcache status register fields 22 describes the Cbox data register fields Cbox CSRs and IPRs Cbox Data Register CdataCbox Shift Register Cshft Cbox Writeonce Chain Description 34Internal Processor Registers 24 Cbox Writeonce Chain Order Skewedfillmode Mboxbcprbstall BCLATDATAPATTERN031 BCLATTAGPATTERN023 36Internal Processor Registers SYSCLKDELAY10 38Internal Processor Registers Cbox Writemany Chain Description 25 Cbox Writemany Chain Order 25describes the Cbox Writemany chain order from LSB to MSB 40Internal Processor Registers Setdirtyenable = Bcbankenable = 26 Cbox Read IPR Fields Description Cbox CSRs and IPRs Cbox Read Register IPR DescriptionPage PALcode Description Privileged Architecture Library CodePrivileged Architecture Library Code PALmode Environment PALmode Environment Hwld Instruction Required PALcode Function CodesOpcodes Reserved for PALcode Required PALcode Function Codes Hwld Instruction Fields Descriptions Opcodes Reserved for PALcodeHwst Instruction 3describes the Hwld instruction fields 4describes the Hwst instruction fields Hwret InstructionHwst Instruction Fields Descriptions Hint Hwmfpr and Hwmtpr Instructions5describes the Hwret instruction fields Hwret Instruction Fields Descriptions Hwmfpr and Hwmtpr Instructions Fields Descriptions Internal Processor Register Access MechanismsInternal Processor Register Access Mechanisms 6describes the Hwmfpr and Hwmtpr instructions fields Hardware Structure of Explicitly Written IPRs Paired Instruction Fetch Order IPR Access Ordering 10Privileged Architecture Library Code PALcode Emulation of the Fpcr PALshadow Registers PALcode Entry Points PALcode Exception Entry Locations PALcode Exception Entry Points 14Privileged Architecture Library Code Translation Buffer TB Fill FlowsTranslation Buffer TB Fill Flows DTB Fill Tb miss Wr DataWr PTE LD-PTE, write TB 16Privileged Architecture Library Code ITB Fill Performance Counter Support Performance Counter Support IPRs Used for Performance Counter Support General PrecautionsAggregate Mode Programming Guidelines Aggregate Mode Precautions SL1 10 Aggregate Mode Returned IPR ContentsOperation Pctrctl SL0 11shows the counter modes that are used with Aggregate mode ProfileMe Mode Programming GuidelinesThis input counts Mbox replay traps 12 Cmov Decomposed 22Privileged Architecture Library Code 13 ProfileMe Mode Returned IPR Contents Inum retire delay cycles ProfileMe Counting Mode Description Cycle counting 24Privileged Architecture Library Code 14shows the counter modes that are used with ProfileMe modeCounter Modes for ProfileMe Mode 14 ProfileMe Mode Pctrctl Input Select Fields Initialization and Configuration Initialization and ConfigurationPower-Up Reset Flow and the ResetL and Dcokh Pins 21264/EV67 Reset State Machine Major Operations Constraints Power-Up Reset Flow and the ResetL and Dcokh Pins Signal Pin Reset State Power Sequencing and Reset State for Signal Pins Pllvdd Clock Forwarding and System Clock Ratio Configuration PLL Pin Signal Names and Initialization State BiST and Srom Load and the TestStatH Pin PLL Ramp Up Power-Up Flow Signals and Their Constraints Clock Forward Reset and System Interface Initialization Fault Reset Flow Fault Reset FlowEffect on IPRs After Fault Reset Energy Star Certification and Sleep Mode Flow Energy Star Certification and Sleep Mode Flow 10Initialization and Configuration Effect on IPRs After Transition Through Sleep Mode Effect on IPRs After Warm Reset Warm Reset FlowWarm Reset Flow Signals and Constraints for the Sleep Mode Sequence Array Initialization Initialization Mode Processing12Initialization and Configuration Array Initialization EVICTENABLE0 Initialization Mode Processing External Interface Initialization Internal Processor Register Power-Up Reset State10 Internal Processor Registers at Power-Up Reset State 14Initialization and Configuration Internal Processor Register Power-Up Reset State 16Initialization and Configuration Ieee 1149.1 Test Port ResetReset State Machine Ieee 1149.1 Test Port Reset 11 21264/EV67 Reset State Machine State Descriptions Reset State Machine 18Initialization and Configuration PLL Output Clocks Phase-Lock Loop PLL Functional DescriptionPhase-Lock Loop PLL Functional Description Differential Reference Clocks 20Initialization and Configuration Power-Up/Reset Clocking 21264/EV67 Error Detection Mechanisms Error Detection and Error HandlingError Detection and Error Handling Data Error Correction Code Data Error Correction CodeIcache Data or Tag Parity Error Dcache Tag Parity Error Dcache Data Single-Bit Correctable ECC Error Dcache Data Single-Bit Correctable ECC ErrorLoad Instruction Store Instruction Quadword or Smaller Dcache Store Second ErrorDcache Duplicate Tag Parity Error Dcache Store Second Error Icache Fill from Bcache Bcache Tag Parity ErrorBcache Data Single-Bit Correctable ECC Error Bcache Tag Parity Error Bcache Victim Read During a Dcache/Bcache Miss Bcache Victim Read Dcache Fill from Memory Memory/System Port Single-Bit Data Correctable ECC ErrorMemory/System Port Single-Bit Data Correctable ECC Error Icache Fill from Memory Bcache Data Single-Bit Correctable ECC Error on a Probe Bcache Data Single-Bit Correctable ECC Error on a Probe 3summarizes the various error cases and their ramifications Double-Bit Fill ErrorsError Case Summary Double-Bit Fill Errors 10Error Detection and Error Handling Error Case Summary Mchk Cstatistreammemdbl Mchk CstatdstreambcdblMchk Cstatdstreammemdbl Page Maximum Electrical Ratings Electrical CharacteristicsElectrical Data 1lists the maximum electrical ratings for the 21264/EV67 Idcpower DC CharacteristicsDC Characteristics Signal Types Input Differential Amplifier Clock Receiver Idaclk VDD IdcpowerInput DC Reference Pin Idcref Input Differential Amplifier Receiver IDA Codtp Pin Type Open-Drain Driver for Test Pins OodtpPin Type Open-Drain Output Driver OOD IOZ 12 Push-Pull Output Clock Driver Oppclk 11 Push-Pull Output Driver OPP AC Characteristics AC CharacteristicsAC Test Conditions TSU TDH 13 AC Specifications TSU1 TDH2 AC Characteristics Page Thermal Management Operating TemperatureAmbient temperature requirement Operating Temperature at Heat Sink Center Tc Θca at Various Airflows for 21264/EV67 Operating Temperature10-2Thermal Management Heat Sink Specifications Heat Sink Specifications 10-4Thermal Management Type 1 Heat Sink Type 2 Heat Sink 10-6Thermal Management Type 3 Heat Sink Thermal Design Considerations Thermal Design ConsiderationsPage Testability and Diagnostics Testability and DiagnosticsTest Pins Dedicated Test Port Pins Srom Load Operation SROM/Serial Diagnostic Terminal PortSROM/Serial Diagnostic Terminal Port 11-2Testability and Diagnostics Ieee 1149.1 Port Ieee 1149.1 PortIeee 1149.1 Instructions and Opcodes TestStatH Pin 11-4Testability and DiagnosticsTestStatH Pin Srom Initialization Power-Up Self-Test and InitializationPower-Up Self-Test and Initialization Built-in Self-Test Serial Instruction Cache Load Operation 11-6Testability and Diagnostics Icache Bit Fields in an Srom Line See Appendix B for a listing of the Boundary-Scan RegisterReferences Page Alpha Instruction Set A-1 Alpha Instruction SetAlpha Instruction Summary Table A-1 Instruction Format and Opcode Notation Alpha Instruction Summary Opr 11.46 Cmove if ≥ zero Mbr Branch to subroutinePcd Trap to PALcode Opr 11.24 Cmove if = zero 15.0BE Convert quadword to Gfloating 15.0AF Convert Gfloating to quadword17.010 Convert longword to quadword 15.0BC Convert quadword to Ffloating 17.02B Fcmove if ≠ zero 17.02F Fcmove if zero17.02E Fcmove if ≤ zero 17.02C Fcmove if zero Mem Load Sfloating Opr 13.40 Multiply longword with integer overflow enableOpr 13.60 Multiply quadword with integer overflow enable Opr 1C.31 Pixel error Opr 10.02 Scaled add longword by Opr 1C.36 Pack words to bytes Mfc 18.E000 Read and clearMbr 1A.2 Return from subroutine Mfc 18.C000 Read process cycle counter 18.F000 Read and set Reserved Opcodes Reserved OpcodesOpcodes Reserved for Compaq Ieee Floating-Point Instructions Ieee Floating-Point Instructions Independent Floating-Point Instructions VAX Floating-Point InstructionsVAX Floating-Point Instructions Opcode Summary Opcode Summary Floating-point operate instruction opcodes Mem Table A-9explains the symbols used in Table A-8Mem Res Ieee floating-point instruction opcodes Ieee Floating-Point Conformance Ieee Floating-Point Conformance14Alpha Instruction Set Alpha Instruction Set A-15 Table A-11 Exceptional Input and Output Conditions Cmptlt Cmptle Input Cmpteq Cmptun Input16Alpha Instruction Set Alpha Instruction Set A-17 Fbeq Fbne Fblt Fble Fbgt Fbge LDS LDT STS STT Cpys CpysnPage Boundary-Scan Register 21264/EV67 Boundary-Scan Register Pllvdd Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-3 421264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-5 621264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-7 821264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-9 1021264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-11 1221264/EV67 Boundary-Scan Register Serial Icache Load Predecode Values C-1 Serial Icache Load Predecode ValuesPage PALcode Restrictions and Guidelines D-1 PALcode Restrictions and Guidelines 2PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-3 4PALcode Restrictions and Guidelines Initwritemany PALcode Restrictions and Guidelines D-5 6PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-7 8PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-9 Restriction 7 Replay Trap, Interrupt Code Sequence, and STF 10PALcode Restrictions and Guidelines Restriction 10 Duplicate IPR Mode BitsRestriction 9 PALmode Istream Address Ranges Restriction 9 PALmode Istream Address Ranges Restriction 14 Hwret Restriction 11 Ibox IPR Update SynchronizationRestriction 11 Ibox IPR Update Synchronization Restriction 13 DTB Fill Flow Collision Guideline 16 JSR-BAD VA Guideline 20 Ictlsbe Stream Buffer EnableGuideline 16 JSR-BAD VA Restriction 21 HWRET/STALL After Hwmtpr ASN0/ASN1 Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1 Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1PALcode Restrictions and Guidelines D-13 14PALcode Restrictions and Guidelines Restriction 25 Hwmtpr Itbia After ResetGuideline 26 Conditional Branches in PALcode Restriction 24 HWRET/STALL After Hwmtpr ICFLUSH, Icflushasm Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSR Guideline 29 JSR, JMP, RET, and Jsrcor in PALcodePALcode Restrictions and Guidelines D-15 16PALcode Restrictions and Guidelines Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSR PALcode Restrictions and Guidelines D-17 Restriction 31 ICTLVA48 UpdateRestriction 32 Pctrctl Update Restriction 31 ICTLVA48 Update Restriction 37 Updating VACTLVA48 Guideline 35 Hwintclr UpdateRestriction 33 Hwld Physical/Lock Use Restriction 36 Updating Ictlsde PALcode Restrictions and Guidelines D-19 Restriction 40 Scrubbing a Single-Bit Error 20PALcode Restrictions and Guidelines Restriction 40 Scrubbing a Single-Bit Error Restriction 43 No Trappable Instructions Along with Restriction 42 Updating VACTL, CCCTL, or CC IPRsPALcode Restrictions and Guidelines D-21 22PALcode Restrictions and Guidelines Restriction 47 Cache Eviction for Single-Bit Cache Errors PALcode Restrictions and Guidelines D-23 Restriction 47 Cache Eviction for Single-Bit Cache Errors 24PALcode Restrictions and Guidelines Forwarding Clock Pin Groupings 21264/EV67-to-Bcache Pin InterconnectionsTable E-1 Bcache Forwarding Clock Pin Groupings Tag Pin Usage Late-Write Non-Bursting SSRAMsLate-Write Non-Bursting SSRAMs Data Pin Usage Table E-4 Dual-Data Rate Ssram Data Pin Usage Dual-Data Rate SSRAMsDual-Data Rate SSRAMs Data and Tag Pin Usage Table E-5 Dual-Data Rate Ssram Tag Pin Usage Trstl Glossary BIU BSR Cisc CSR CmosCPI CPU DTL DMADram DTB Fpga FepromFET FEU IDU Gclk Jfet IowbIpga ITB Mips MAFMBO MBZ Nvram MSINaturally Aligned Nmos Plcc PALPGA PLA RAS PqfpProm RAM SAM RiscROM RTL Sipp SdramSimm SIP Unaligned StramTTL Uart VDF UnpredictableUvprom VAF Writeblock WAR Numerics Index Index-2 Index-3 Index-4 ECC Index-6 Index-7 Index-8 Index-9 Index-10 Index-11 Index-12