Manuals / Compaq / Computer Equipment / Network Card

Compaq specifications 21264/EV67 Boundary-Scan Register

Models: 21264 EV67

1 356

Download 356 pages 49.13 Kb

Page 285

B

21264/EV67 Boundary-Scan Register

This appendix contains the BSDL description of the 21264/EV67 boundary-scan regis- ter.

B.1 Boundary-Scan Register

The Boundary-Scan Register (BSR) on the 21264/EV67 is 367 bits long. It is accessed by the three public (SAMPLE, EXTEST, CLAMP) instructions. The register operation for the public instructions is compliant with the IEEE 1149.1 standard.

The boundary-scan register covers all input, output, and bidirectional pins with the exception of the compliance enable pins and pins that are power-supply-type or analog in nature. The BSDL for the boundary-scan register is given in Section B.1.1.

B.1.1 BSDL Description of the Alpha 21264/EV67 Boundary-Scan Register

-------------------------------------------------------------------------------

-- alpha21264/EV67.bsdl

--The BSDL Description for EV6’s IEEE 1149.1 Circuits

-------------------------------------------------------------------------------

--Revision History

--Rev	Date		Description
-- 1.0	Feb 99		First external release
-------------------------------------------------------------------------------
entity Alpha_21264/EV67 is--				(ref B.8)
generic (PHYSICAL_PIN_MAP :string :=					"PGA_EV6");--	(ref B.8.2)
port (--		(ref B.8.3)
	TestStat_H			:out	bit		;
	SromOE_L			:out	bit		;
	SromClk_H			:out	bit		;
	SromData_H			:in	bit		;
	Reset_L			:in	bit		;
	IRQ_H			:in	bit_vector (0 to 5)		;
	DcOk_H			:linkage bit		; --		Compliance enable input
	NoConnect_0			:linkage	bit		;	-- n/c
	NoConnect_1			:linkage	bit		;	-- n/c
	PllBypass_H			:linkage	bit		;
	FrameClk_H			:linkage	bit		;
	FrameClk_L			:linkage	bit		;
	ClkFwdRst_H			:in	bit		;
	BcCheck_H			:inout	bit_vector (0	to 15);
	BcData_H			:inout	bit_vector (0 to 127);
	SysData_L			:inout	bit_vector (0 to 63)		;
	SysCheck_L			:inout	bit_vector (0 to 7)		;
	BcDataInClk_H			:in	bit_vector (0 to 7)		;
	SysDataOutClk_L			:out	bit_vector (0 to 7)		;
	Spare_7			:linkage	bit_vector (0 to 7)		;

Alpha 21264/EV67 Hardware Reference Manual

21264/EV67 Boundary-Scan Register B–1

Image 285

Compaq specifications 21264/EV67 Boundary-Scan Register

Contents

Alpha 21264A Microprocessor Revision/Update InformationHardware Reference Manual DS-0028A-TEAlpha 21264/EV67 Hardware Reference Manual Table of Contents Cache and External Interfaces Hardware InterfaceInternal Processor Registers Privileged Architecture Library Code Mffpcr Mtfpcr Initialization and ConfigurationTestability and Diagnostics Error Detection and Error HandlingElectrical Data Thermal Management21264/EV67 Boundary-Scan Register Alpha Instruction SetGlossary Index 21264/EV67-to-Bcache Pin InterconnectionsFigures Xii Tables Xiv VDD Idcpower Page Content PrefaceAudience Documentation Included by Reference Terminology and Conventions For exampleAbbreviations W1S W1CAddresses Aligned and UnalignedData Units Signal NamesDo Not Care ExternalUndefined Do not care. a capital X represents any valid value Page Introduction ArchitectureIntroduction Addressing ArchitectureInteger Data Types Floating-Point Data Types21264/EV67 Microprocessor Features 21264/EV67 Microprocessor Features21264/EV67 Microprocessor Features Internal Architecture 21264/EV67 MicroarchitectureInternal Architecture Instruction Fetch, Issue, and Retire Unit 21264/EV67 MicroarchitectureVirtual Program Counter Logic Branch Predictor 21264/EV67 Block DiagramGlobal Predictor Local PredictorInstruction-Stream Translation Buffer Choice PredictorInteger Issue Queue Instruction Fetch LogicRegister Rename Maps Hwret Floating-Point Issue QueueInteger Execution Unit Exception and Interrupt LogicRetire Logic Integer Execution Unit-Clusters 0 PERR, MINxxx, MAXxxx, UNPKxx, PKxx10Internal Architecture Floating-Point Execution UnitExternal Cache and System Interface Unit Onchip Caches21264/EV67 contains two onchip primary-level caches Memory Reference Unit Data Cache12Internal Architecture Pipeline Organization Pipeline OrganizationSrom Interface Miss address file MAF Dstream translation buffer DTBStage 0 Instruction Fetch Stage 1 Instruction Slot14Internal Architecture Stage 2 Map Stage 3 IssueInstruction Issue Rules Instruction Issue RulesPipeline Aborts Ebox and Fbox pipelines begin executionInstruction Name, Pipeline, and Types Instruction Issue Rules Instruction Group DefinitionsFTOIS, Ftoit Ebox SlottingITOFS, ITOFF, Itoft Instruction Group Definitions and Pipeline UnitU U L E L U E E L L E U Instruction Class Latency in Cycles Instruction Issue Rules Instruction LatenciesHwmfpr 20Internal ArchitectureInstruction Retire Rules Instruction Retire RulesMinimum Retire Latencies for Instruction Classes Retire of Operate Instructions into R31/F31 Retire of Operate Instructions into R31/F31Floating-Point Divide/Square Root Early Retire BSR/JSRLoad Instructions to R31 and F31 Load Instructions to R31 and F31Prefetch with Modify Intent LDS Instruction Instructions Retired Without ExecutionPrefetch with the LDxL / STxC Instruction Sequence Special Cases of Alpha Instruction ExecutionLoad Hit Speculation 24Internal ArchitecturePipeline Timing for Integer Load Instructions Special Cases of Alpha Instruction ExecutionFloating-Point Store Instructions Cmov Instruction26Internal Architecture Memory and I/O Address Space Instructions Memory and I/O Address Space InstructionsMemory Address Space Load Instructions 2 I/O Address Space Load Instructions Rules for I/O Address Space Load Instruction Data Merging28Internal Architecture 4 I/O Address Space Store Instructions 8shows some of the following rulesRules for I/O Address Space Store Instruction Data Merging Instruction Ordering MAF Memory Address Space Merging RulesMAF Memory Address Space Merging Rules MAF Merging RulesReplay Traps Replay TrapsMbox Order Traps 10 Memory Reference OrderingWrite Buffer and the WMB Instruction 12 I/O Write Buffer and the WMB InstructionOther Mbox Replay Traps Memory Barrier MB/WMB/TB Fill FlowMB Instruction Processing TB Fill Flow WMB Instruction Processing12 TB Fill Flow Example Sequence 34Internal Architecture13 TB Fill Flow Example Sequence Floating-Point Control Register Performance Measurement Support-Performance CountersPerformance Measurement Support-Performance Counters Floating-point control register Fpcr is shown in FigureFloating-Point Control Register Amask and Implver Instruction Values Amask and Implver Instruction ValuesAmask ImplverDesign Examples Design Examples40Internal Architecture 13 Typical Multiprocessor Configuration21264/EV67 Microprocessor Logic Symbol Hardware InterfaceHardware Interface 21264/EV67 Microprocessor Logic Symbol 21264/EV67 Microprocessor Logic Symbol21264/EV67 Signal Names and Functions 21264/EV67 Signal Names and FunctionsSignal Pin Types Definitions 21264/EV67 Signal DescriptionsDcokh Pllvdd TestStatH 21264/EV67 Signal Descriptions by FunctionSysVref Domain SysAddInL140 Pin List Sorted by Signal Name Pin AssignmentsPin Assignments AC1 Pllvdd 10Hardware InterfaceAA5 12Hardware Interface Pin List Sorted by PGA LocationSysDataL28 14Hardware Interface BcDataH70 SysDataL5 16Hardware Interface Ground and Power VSS and VDD Pin ListMechanical Specifications Mechanical Specifications21264/EV67 Packaging 21264/EV67 Packaging18Hardware Interface 21264/EV67 Bottom View Pin Up Page Cache and External Interfaces Introduction to the External InterfacesCache and External Interfaces Introduction to the External Interfaces 21264/EV67 System and Bcache Interfaces System InterfacePhysical Address Considerations Commands and AddressesPhysical Address Considerations Second-Level Cache Bcache InterfaceMB/WMB ECB I/OPhysical Address Considerations Bcache Structure Bcache Interface SignalsBcache Structure System Duplicate Tag StoresCache Coherency Victim Data BufferVictim Data Buffer Cache Coherency BasicsCache Block States Cache Coherency2lists the cache block states supported by the 21264/EV67 21264/EV67-Supported Cache Block StatesCache Block State Transitions System Responses to 21264/EV67 CommandsCache Block State Transitions 10Cache and External InterfacesCache Coherency Using SysDc Commands 12Cache and External Interfaces Dcache States and Duplicate Tags Lock Mechanism Lock Mechanism14Cache and External Interfaces Liveness and Fairness Internal Eviction of LDxL BlocksSystem Port System Port16Cache and External Interfaces System Port Pins System Port PinsProgramming Values for System Interface Clocks System Port Programming the System Interface ClocksProgram Values for Data-Sample/Drive CSRs 18Cache and External Interfaces3 21264/EV67-to-System Commands Bank Interleave on Cache Block Boundary ModeForwarded Clocks and Frame Clock Ratio 11 Page Hit Mode of Operation Hit Mode12 21264/EV67-to-System Command Fields Definitions 12describes the field definitions for Tables 4-10and14describes the 21264/EV67-to-system commands 4 21264/EV67-to-System Commands Descriptions14 21264/EV67-to-System Commands Descriptions 13 Maximum Physical Address for Short Bus Format22Cache and External Interfaces 15 Programming INVALTODIRTYENABLE10 16 Programming SETDIRTYENABLE20 ProbeResponse Commands Command40 =17 21264/EV67 ProbeResponse Command 24Cache and External InterfacesSysAck and 21264/EV67-to-System Commands Flow Control 18describes the ProbeResponse command fields18 ProbeResponse Fields Descriptions Probe Commands Four Cycles System-to-21264/EV67 Commands19 System-to-21264/EV67 Probe Commands RVB RPB21 lists the data movement selected by Probe43 20 System-to-21264/EV67 Probe Commands Fields Descriptions22lists the next cache block state selected by Probe20 21 Data Movement Selection by Probe43Data Transfer Commands Two Cycles 23 Data Transfer Command Format28Cache and External Interfaces 24 SysDc40 Field Description 24describes the SysDc40 fieldData Movement In and Out of the 21264/EV67 8.1 21264/EV67 Clock Basics30Cache and External Interfaces Fast Data Mode 32Cache and External Interfaces 25 Sysclk Cycles Between SysAddOut and SysData26shows four example configurations and shows their use 26 Cbox CSR SYSDCDELAY40 ExamplesFast Data Disable Mode SysDataInValidL and SysDataOutValidL 27 Four Timing ExamplesSysDataInValidL 34Cache and External InterfacesSysFillValidL SysDataOutValidLData Wrapping 28 Data Wrapping Rules36Cache and External Interfaces 30defines the interleaved scheme for the wrap order 29 System Wrap and Deliver Data30 Wrap Interleave Order 31defines the wrap order for double-pumped data transfers Nonexistent Memory Processing31 Wrap Order for Double-Pumped Data Transfers 38Cache and External Interfaces21264/EV67 Command NXM Address System/21264/EV67 Response 10.1 21264/EV67 Commands and System Probes Ordering of System Port Transactions40Cache and External Interfaces System Port Bcache Port Bcache PortBcache Port Pins 36 Bcache Port Pins35 Range of Maximum Bcache Clock Ratios 44Cache and External Interfaces Bcache Clocking37 BCCPUCLKDELAY10 Values 38 BCCLKDELAY10 ValuesSetting the Period of the Cache Clock 46Cache and External Interfaces 39 Program Values to Set the Cache Clock Period Single-DataBcache Transactions 41 Data-Sample/Drive Cbox CSRsBcache Data Read and Tag Read Transactions 48Cache and External Interfaces Bcache Data Write TransactionsWhen the ratio is odd, bcfrm is twice the ratio When the ratio is even, bcfrm is equal to the ratioFor example, in single-data mode Dual-data mode, bcfrm is twice the ratio50Cache and External Interfaces Relationship Between Write-to-Read Bcwrrdbubbles and wrrd Pin DescriptionsRelationship Between Read-to-Write Bcrdwrbubbles and rdwr BcAddH23444lists the combination of control pin assertion for 46 Control Pin Assertion for Ramtype C 47 Control Pin Assertion for Ramtype DBcDataInClkH and BcTagInClkH Interrupts Bcache Banking InterruptsDisabling the Bcache for Debugging 54Cache and External InterfacesInternal Processor Registers Internal Processor RegistersMbox IPRs Ebox IPRs Ebox IPRsCycle Counter Register CC Cycle Counter Control Register CcctlVirtual Address Control Register Vactl Virtual Address Register VA2describes the Ccctl register fields Cycle Counter Control Register Fields Description3describes the virtual address control register fields Virtual Address Format Register VaformVirtual Address Control Register Fields Description VAFORM32Ibox IPRs Ibox IPRsITB Tag Array Write Register Itbtag ITB PTE Array Write Register ItbpteITB Invalidate All Process ASM=0 Register Itbiap ITB Invalidate All Register ItbiaITB Invalidate Single Register Itbis Exception Address Register Excaddr Ibox IPRs ProfileMe PC Register Pmpc4describes the ProfileMe PC register fields ProfileMe PC Fields Description13shows Ivaform when ICTLVA48 equals 0 ICTLVAFORM32 equals Interrupt Enable and Current Processor Mode Register IercmSoftware Interrupt Request Register Sirr Iercm Register Fields Description10Internal Processor Registers Interrupt Summary Register Isum 6describes the software interrupt request register fieldsSoftware Interrupt Request Register Fields Description 7describes the interrupt summary register fields Hardware Interrupt Clear Register HwintclrInterrupt Summary Register Fields Description 12Internal Processor Registers8describes the hardware interrupt clear register fields Exception Summary Register ExcsumHardware Interrupt Clear Register Fields Description Mchkd W1C9describes the exception summary register fields Exception Summary Register Fields Description14Internal Processor Registers Ibox Control Register Ictl PAL Base Register Palbase10describes the PAL base register fields 10 PAL Base Register Fields Description11describes the Ibox control register fields 11 Ibox Control Register Fields Description16Internal Processor Registers Mchken SingleissuehSTWAIT64K PCT1ENIbox Status Register Istat Spce18Internal Processor Registers 12 Ibox Status Register Fields Description 12describes the Ibox status register fieldsMIS TRP20Internal Processor Registers Ibox IPRs Icache Flush Register Icflush Sleep Mode Register SleepIcache Flush ASM Register Icflushasm Clear Virtual-to-Physical Map Register Clrmap14describes the process context register fields 14 Process Context Register Fields Description22Internal Processor Registers Performance Counter Control Register Pctrctl FPEPpce 15describes the performance counter control register fields 15 Performance Counter Control Register Fields Description24Internal Processor Registers Mbox IPRs Mbox IPRsDTB Tag Array Write Registers 0 and 1 DTBTAG0, DTBTAG1 16 Performance Counter Control Register Input Select Fields26Internal Processor Registers DTB Alternate Processor Mode Register DtbaltmodeDstream TB Invalidate All Process ASM=0 Register Dtbiap 17 DTB Alternate Processor Mode Register Fields DescriptionDstream TB Invalidate All Register Dtbia Dstream TB Invalidate Single Registers 0 and 1 DTBIS0,118describes the memory management status register fields Memory Management Status Register Mmstat18 Memory Management Status Register Fields Description 28Internal Processor RegistersMbox Control Register Mctl ForACV Dcache Control Register Dcctl Erences to superpages result in access violations19describes the Mbox control register fields 19 Mbox Control Register Fields DescriptionDcache Status Register Dcstat 20describes the Dcache control register fields20 Dcache Control Register Fields Description Cbox CSRs and IPRs Cbox CSRs and IPRs21describes the Dcache status register fields 21 Dcache Status Register Fields DescriptionCbox Shift Register Cshft Cbox CSRs and IPRs Cbox Data Register CdataCbox Writeonce Chain Description 22 describes the Cbox data register fields34Internal Processor Registers 24 Cbox Writeonce Chain OrderSkewedfillmode Mboxbcprbstall BCLATDATAPATTERN031 BCLATTAGPATTERN02336Internal Processor Registers SYSCLKDELAY10 38Internal Processor Registers Cbox Writemany Chain Description25 Cbox Writemany Chain Order 25describes the Cbox Writemany chain order from LSB to MSB40Internal Processor Registers Setdirtyenable = Bcbankenable =26 Cbox Read IPR Fields Description Cbox CSRs and IPRs Cbox Read Register IPR DescriptionPage Privileged Architecture Library Code PALcode DescriptionPrivileged Architecture Library Code PALmode Environment PALmode EnvironmentOpcodes Reserved for PALcode Required PALcode Function CodesRequired PALcode Function Codes Hwld InstructionHwst Instruction Opcodes Reserved for PALcode3describes the Hwld instruction fields Hwld Instruction Fields DescriptionsHwret Instruction 4describes the Hwst instruction fieldsHwst Instruction Fields Descriptions 5describes the Hwret instruction fields Hwmfpr and Hwmtpr InstructionsHwret Instruction Fields Descriptions HintInternal Processor Register Access Mechanisms Internal Processor Register Access Mechanisms6describes the Hwmfpr and Hwmtpr instructions fields Hwmfpr and Hwmtpr Instructions Fields DescriptionsHardware Structure of Explicitly Written IPRs Paired Instruction Fetch Order IPR Access Ordering10Privileged Architecture Library Code PALcode Emulation of the Fpcr PALshadow RegistersPALcode Entry Points PALcode Exception Entry Locations PALcode Exception Entry PointsTranslation Buffer TB Fill Flows Translation Buffer TB Fill FlowsDTB Fill 14Privileged Architecture Library CodeWr Data Tb missWr PTE LD-PTE, write TB 16Privileged Architecture Library Code ITB FillPerformance Counter Support Performance Counter SupportAggregate Mode Programming Guidelines General PrecautionsAggregate Mode Precautions IPRs Used for Performance Counter SupportOperation 10 Aggregate Mode Returned IPR ContentsPctrctl SL0 SL1ProfileMe Mode Programming Guidelines 11shows the counter modes that are used with Aggregate modeThis input counts Mbox replay traps 12 Cmov Decomposed 22Privileged Architecture Library Code 13 ProfileMe Mode Returned IPR ContentsInum retire delay cycles ProfileMe Counting Mode Description Cycle countingCounter Modes for ProfileMe Mode 14shows the counter modes that are used with ProfileMe mode14 ProfileMe Mode Pctrctl Input Select Fields 24Privileged Architecture Library CodePower-Up Reset Flow and the ResetL and Dcokh Pins Initialization and Configuration21264/EV67 Reset State Machine Major Operations Initialization and ConfigurationConstraints Power-Up Reset Flow and the ResetL and Dcokh PinsSignal Pin Reset State Power Sequencing and Reset State for Signal PinsPllvdd Clock Forwarding and System Clock Ratio ConfigurationPLL Pin Signal Names and Initialization StateBiST and Srom Load and the TestStatH Pin PLL Ramp UpPower-Up Flow Signals and Their Constraints Clock Forward Reset and System Interface InitializationFault Reset Flow Fault Reset FlowEffect on IPRs After Fault Reset Energy Star Certification and Sleep Mode Flow Energy Star Certification and Sleep Mode Flow10Initialization and Configuration Effect on IPRs After Transition Through Sleep ModeWarm Reset Flow Warm Reset FlowSignals and Constraints for the Sleep Mode Sequence Effect on IPRs After Warm Reset12Initialization and Configuration Initialization Mode ProcessingArray Initialization Array InitializationEVICTENABLE0 Initialization Mode Processing10 Internal Processor Registers at Power-Up Reset State Internal Processor Register Power-Up Reset State14Initialization and Configuration External Interface InitializationInternal Processor Register Power-Up Reset State Reset State Machine Ieee 1149.1 Test Port ResetIeee 1149.1 Test Port Reset 16Initialization and Configuration11 21264/EV67 Reset State Machine State Descriptions Reset State Machine18Initialization and Configuration Phase-Lock Loop PLL Functional Description Phase-Lock Loop PLL Functional DescriptionDifferential Reference Clocks PLL Output Clocks20Initialization and Configuration Power-Up/Reset ClockingError Detection and Error Handling 21264/EV67 Error Detection MechanismsError Detection and Error Handling Icache Data or Tag Parity Error Data Error Correction CodeDcache Tag Parity Error Data Error Correction CodeDcache Data Single-Bit Correctable ECC Error Dcache Data Single-Bit Correctable ECC ErrorLoad Instruction Dcache Duplicate Tag Parity Error Dcache Store Second ErrorDcache Store Second Error Store Instruction Quadword or SmallerBcache Data Single-Bit Correctable ECC Error Bcache Tag Parity ErrorBcache Tag Parity Error Icache Fill from BcacheBcache Victim Read During a Dcache/Bcache Miss Bcache Victim ReadMemory/System Port Single-Bit Data Correctable ECC Error Memory/System Port Single-Bit Data Correctable ECC ErrorIcache Fill from Memory Dcache Fill from MemoryBcache Data Single-Bit Correctable ECC Error on a Probe Bcache Data Single-Bit Correctable ECC Error on a ProbeError Case Summary Double-Bit Fill ErrorsDouble-Bit Fill Errors 3summarizes the various error cases and their ramifications10Error Detection and Error Handling Error Case SummaryMchk Cstatdstreambcdbl Mchk CstatistreammemdblMchk Cstatdstreammemdbl Page Electrical Data Electrical Characteristics1lists the maximum electrical ratings for the 21264/EV67 Maximum Electrical RatingsDC Characteristics DC CharacteristicsSignal Types IdcpowerInput DC Reference Pin Idcref VDD IdcpowerInput Differential Amplifier Receiver IDA Input Differential Amplifier Clock Receiver IdaclkPin Type Open-Drain Output Driver OOD Pin Type Open-Drain Driver for Test Pins OodtpIOZ Codtp12 Push-Pull Output Clock Driver Oppclk 11 Push-Pull Output Driver OPPAC Characteristics AC CharacteristicsAC Test Conditions TSU TDH 13 AC SpecificationsTSU1 TDH2 AC Characteristics Page Ambient temperature requirement Operating TemperatureOperating Temperature at Heat Sink Center Tc Thermal ManagementOperating Temperature Θca at Various Airflows for 21264/EV6710-2Thermal Management Heat Sink Specifications Heat Sink Specifications10-4Thermal Management Type 1 Heat SinkType 2 Heat Sink 10-6Thermal Management Type 3 Heat SinkThermal Design Considerations Thermal Design ConsiderationsPage Test Pins Testability and DiagnosticsDedicated Test Port Pins Testability and DiagnosticsSROM/Serial Diagnostic Terminal Port SROM/Serial Diagnostic Terminal Port11-2Testability and Diagnostics Srom Load OperationIeee 1149.1 Port Ieee 1149.1 PortIeee 1149.1 Instructions and Opcodes 11-4Testability and Diagnostics TestStatH PinTestStatH Pin Power-Up Self-Test and Initialization Power-Up Self-Test and InitializationBuilt-in Self-Test Srom InitializationSerial Instruction Cache Load Operation 11-6Testability and DiagnosticsSee Appendix B for a listing of the Boundary-Scan Register Icache Bit Fields in an Srom LineReferences Page Alpha Instruction Summary Alpha Instruction SetTable A-1 Instruction Format and Opcode Notation Alpha Instruction Set A-1Alpha Instruction Summary Pcd Trap to PALcode Mbr Branch to subroutineOpr 11.24 Cmove if = zero Opr 11.46 Cmove if ≥ zero17.010 Convert longword to quadword 15.0AF Convert Gfloating to quadword15.0BC Convert quadword to Ffloating 15.0BE Convert quadword to Gfloating17.02E Fcmove if ≤ zero 17.02F Fcmove if zero17.02C Fcmove if zero 17.02B Fcmove if ≠ zeroOpr 13.60 Multiply quadword with integer overflow enable Opr 13.40 Multiply longword with integer overflow enableOpr 1C.31 Pixel error Mem Load SfloatingMbr 1A.2 Return from subroutine Opr 1C.36 Pack words to bytes Mfc 18.E000 Read and clearMfc 18.C000 Read process cycle counter 18.F000 Read and set Opr 10.02 Scaled add longword byReserved Opcodes Reserved OpcodesOpcodes Reserved for Compaq Ieee Floating-Point Instructions Ieee Floating-Point Instructions VAX Floating-Point Instructions Independent Floating-Point InstructionsVAX Floating-Point Instructions Opcode Summary Opcode SummaryMem Res Mem Table A-9explains the symbols used in Table A-8Ieee floating-point instruction opcodes Floating-point operate instruction opcodesIeee Floating-Point Conformance Ieee Floating-Point Conformance14Alpha Instruction Set Alpha Instruction Set A-15 Table A-11 Exceptional Input and Output ConditionsCmpteq Cmptun Input Cmptlt Cmptle Input16Alpha Instruction Set Alpha Instruction Set A-17 Fbeq Fbne Fblt Fble Fbgt Fbge LDS LDT STS STT Cpys CpysnPage Boundary-Scan Register 21264/EV67 Boundary-Scan RegisterPllvdd Boundary-Scan Register21264/EV67 Boundary-Scan Register B-3 421264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-5 621264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-7 821264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-9 1021264/EV67 Boundary-Scan Register 21264/EV67 Boundary-Scan Register B-11 1221264/EV67 Boundary-Scan Register Serial Icache Load Predecode Values C-1 Serial Icache Load Predecode ValuesPage PALcode Restrictions and Guidelines D-1 PALcode Restrictions and Guidelines2PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-3 4PALcode Restrictions and Guidelines Initwritemany PALcode Restrictions and Guidelines D-56PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-7 8PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-9 Restriction 7 Replay Trap, Interrupt Code Sequence, and STFRestriction 9 PALmode Istream Address Ranges Restriction 10 Duplicate IPR Mode BitsRestriction 9 PALmode Istream Address Ranges 10PALcode Restrictions and GuidelinesRestriction 11 Ibox IPR Update Synchronization Restriction 11 Ibox IPR Update SynchronizationRestriction 13 DTB Fill Flow Collision Restriction 14 HwretGuideline 16 JSR-BAD VA Guideline 20 Ictlsbe Stream Buffer EnableRestriction 21 HWRET/STALL After Hwmtpr ASN0/ASN1 Guideline 16 JSR-BAD VARestriction 22 HWRET/STALL After Hwmtpr IS0/IS1 Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1PALcode Restrictions and Guidelines D-13 Guideline 26 Conditional Branches in PALcode Restriction 25 Hwmtpr Itbia After ResetRestriction 24 HWRET/STALL After Hwmtpr ICFLUSH, Icflushasm 14PALcode Restrictions and GuidelinesGuideline 29 JSR, JMP, RET, and Jsrcor in PALcode Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSRPALcode Restrictions and Guidelines D-15 16PALcode Restrictions and Guidelines Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSRRestriction 32 Pctrctl Update Restriction 31 ICTLVA48 UpdateRestriction 31 ICTLVA48 Update PALcode Restrictions and Guidelines D-17Restriction 33 Hwld Physical/Lock Use Guideline 35 Hwintclr UpdateRestriction 36 Updating Ictlsde Restriction 37 Updating VACTLVA48PALcode Restrictions and Guidelines D-19 Restriction 40 Scrubbing a Single-Bit Error20PALcode Restrictions and Guidelines Restriction 40 Scrubbing a Single-Bit ErrorRestriction 42 Updating VACTL, CCCTL, or CC IPRs Restriction 43 No Trappable Instructions Along withPALcode Restrictions and Guidelines D-21 22PALcode Restrictions and Guidelines Restriction 47 Cache Eviction for Single-Bit Cache ErrorsPALcode Restrictions and Guidelines D-23 Restriction 47 Cache Eviction for Single-Bit Cache Errors24PALcode Restrictions and Guidelines 21264/EV67-to-Bcache Pin Interconnections Forwarding Clock Pin GroupingsTable E-1 Bcache Forwarding Clock Pin Groupings Late-Write Non-Bursting SSRAMs Late-Write Non-Bursting SSRAMsData Pin Usage Tag Pin UsageDual-Data Rate SSRAMs Dual-Data Rate SSRAMsData and Tag Pin Usage Table E-4 Dual-Data Rate Ssram Data Pin UsageTable E-5 Dual-Data Rate Ssram Tag Pin Usage TrstlGlossary BIU BSR Cisc CPI CmosCPU CSRDram DMADTB DTLFET FepromFEU FpgaIDU GclkIpga IowbITB JfetMBO MAFMBZ MipsNaturally Aligned MSINmos NvramPGA PALPLA PlccProm PqfpRAM RASROM RiscRTL SAMSimm SdramSIP SippTTL StramUart UnalignedUvprom UnpredictableVAF VDFWriteblock WARNumerics IndexIndex-2 Index-3 Index-4 ECC Index-6 Index-7 Index-8 Index-9 Index-10 Index-11 Index-12